Patent
Circuit simulation using dynamic partitioning and on-demand evaluation
TLDR
In this article, an EDA tool is provided with a circuit simulator that simulates circuit operation using dynamic partitioning and on-demand evaluation, which includes a static partitioner, a dynamic partitioner and an evaluation scheduler.Abstract:
An EDA tool is provided with a circuit simulator that simulates circuit operation using dynamic partitioning and on-demand evaluation. The circuit simulator includes a static partitioner, a dynamic partitioner and an evaluation scheduler. The static partitioner pre-forms a number of static partitions for the circuit. During simulation, the dynamic partitioner forms and re-forms a number of dynamic partitions referencing the static partitions. At each simulation time step, the evaluation scheduler determines which, if any, of the dynamic partitions have to be evaluated, and evaluating on-demand only those where evaluations are necessary. In one embodiment, when evaluations are performed, they are performed through matrix solution when accuracy is needed.read more
Citations
More filters
Patent
Fast simulation of circuitry having SOI transistors
TL;DR: In this article, a fast transient simulator (71) of SOI MOS circuits uses fast and accurate SOI transistor table models (Figs. 18, 19) and uses body voltage as an independent variable in order to obtain high accuracy and high speed of simulation.
Patent
Integrated approach for design, simulation and verification of monolithic, silicon-based opto-electronic circuits
TL;DR: In this article, top-level behavioral logic designs are prepared for the three different types of elements included within the final, silicon-based monolithic structure: (1) digital electronic integrated circuit elements; (2) analog/mixed signal electronic integrated circuits elements; and (3) opto-electronic elements (including passive and active optical elements).
Patent
Method and apparatus for evaluating logic states of design nodes for cycle-based simulation
TL;DR: In this article, a method for evaluating a logic state of a design node involves compiling a logic design to generate an annotated symbol table and a levelized design and computing the logic states of the design node using the annotation table and the levelised design.
Patent
System and method for creating a graphical program including a plurality of portions to be executed sequentially
Adam Gabbert,Jeff D. Washington +1 more
TL;DR: In this article, a system and method for creating a graphical program including a plurality of portions to be executed sequentially is presented, such that two or more frames from the plurality of frames are visible at the same time.
Patent
Realizing graph processing based on the MapReduce architecture
TL;DR: In this paper, a method and device for realizing graph processing based on the MapReduce architecture is described, which includes the steps of: receiving an input file of a graph processing job, predicting a Map-Reduce task execution time distribution of the graph processing task using an obtained Map-reduce task degree-execution time relationship distribution and a degree distribution of graph processing jobs.
References
More filters
Journal ArticleDOI
Depth-First Search and Linear Graph Algorithms
TL;DR: The value of depth-first search or “backtracking” as a technique for solving problems is illustrated by two examples of an improved version of an algorithm for finding the strongly connected components of a directed graph.
Journal ArticleDOI
The modified nodal approach to network analysis
TL;DR: In this article, a modified nodal analysis (MNA) method is proposed, which retains the simplicity and other advantages of nodal Analysis while removing its limitations, and a simple and effective pivoting scheme is also given.
Journal ArticleDOI
Dividing a Graph into Triconnected Components
TL;DR: An algorithm for dividing a graph into triconnected components is presented and is both theoretically optimal to within a constant factor and efficient in practice.
Journal ArticleDOI
Relaxation-Based Electrical Simulation
TL;DR: The techniques used in relaxation-based electrical simulation are presented in a rigorous and unified framework, and the numerical properties of the various methods are explored.
Patent
Transistor-level timing and simulator and power analyzer
Xiaoli Huang,William H. Zhang +1 more
TL;DR: In this paper, a method for accurately simulating the timing and power behavior of digital MOS circuits is presented, which includes piecewise linear modeling of transistors, dynamic and static construction of channel connected components, event driven simulation and current measuring capabilities for power supplies, grounds, and individual resistors and transistors.