Patent
Constant voltage generation of semiconductor device
TLDR
In this paper, a constant voltage generator of a semiconductor device includes an oscillator for generating an AC signal, a charge pump for pumping charge from a power voltage supply line by a predetermined pumping ratio in accordance with the AC signal of the oscillator, and a charge storage capacitor for storing the pumped charge.Abstract:
A constant voltage generator of a semiconductor device includes an oscillator for generating an AC signal, a charge pump for pumping charge from a power voltage supply line by a predetermined pumping ratio in accordance with the AC signal of the oscillator, a charge storage capacitor for storing the pumped charge, and a voltage limiter for limiting the voltage across the charge storage capacitor at a predetermined voltage level, then outputting a constant voltage. According to the present invention, the charge of the storage capacitor is quickly stored, a constant voltage is obtained independent of a power source voltage, and the reference voltage output can be greater than the power source voltage.read more
Citations
More filters
Patent
Flash memory with improved erasability and its circuitry
Takao Akaogi,Ryoji Hagiwara,Kiyoshi Itano,Yasushi Kasa,Tetsuji Takeguchi,Yasushige Ogawa,Shouichi Kawamura,Hiromi Kawashima +7 more
TL;DR: In this article, a flash memory comprises a cell matrix, in which rewritable nonvolatile memory cells (591ij) are arranged at intersections between a plurality of word lines (WLi) and a plurality (BLi) and also comprises row decoders (587) for applying specified voltage selectively to the word lines during writing or reading.
Patent
Non-volatile electrically alterable semiconductor memory for analog and digital storage
Trevor Blyth,Richard Simko +1 more
TL;DR: In this article, a non-volatile memory array consisting of memory cells that utilize Fowler-Nordheim tunneling for erasure and hot electron injection for programming is presented.
Patent
Low noise charge pump method and apparatus
TL;DR: In this article, a charge pump method and apparatus is described having various aspects, such as a single-phase clock may be used to control as many as all active switches within the charge pump, and capacitive coupling may simplify biasing and timing for clock signals controlling transfer capacitor coupling switches.
Patent
Negative charge pump circuit for electrically erasable semiconductor memory devices
TL;DR: In this article, negative voltage regulation means are provided for regulating a negative output voltage on an output node of the negative charge pump circuit to provide a fixed negative voltage value, where negative voltage limiting means limits the negative voltage on the internal node and on the output nodes of said last charge pump stage.
Patent
Non-volatile semiconductor memory device with high voltage generator
Yasuo Itoh,Sumio Tanaka,Junichi Miyamoto,Hiroshi Nakamura,Yoshihisa Iwata,Kenichi Imamiya,Yoshihisa Sugiura +6 more
TL;DR: In this paper, a semiconductor integrated circuit device consisting of a booster circuit for boosting a source voltage, a voltage limiter having one end connected to the output terminal of the booster circuit, and a voltage setting circuit, connected to other end of the voltage limter, for arbitrarily adjusting a voltage at the other end, is described.
References
More filters
Patent
Voltage regulator circuit
TL;DR: A voltage regulator circuit for an integrated circuit with a charge pump circuit having a voltage output terminal and a voltage input terminal in which a plurality of voltage regulating P-channel MOS transistors, each of which has its source and substrate connected together and its gate and drain connected together, are connected in series between the voltage output and input terminals of the charge pump as mentioned in this paper.
Patent
Semiconductor device incorporating internal power supply for compensating for deviation in operating condition and fabrication process conditions
TL;DR: In this paper, a semiconductor integrated circuit (SIC) consists of a power supply terminal provided on the semiconductor chip for receiving a voltage from an external power supply source, an internal circuit provided on a chip, and a control circuit on the chip for controlling the power supply circuit.
Patent
Depletion-mode FET for the regulation of the on-chip generated substrate bias voltage
TL;DR: In this paper, an on-chip regulated substrate bias voltage generator for an MOS integrated circuit includes a ring oscillator for developing a true signal and its complement, and the signals are applied to a charge pump that includes two capacitors (C1 and C2) and a plurality of rectifiers (22, 24, and 26).
Patent
Stable substrate bias generator for MOS circuits
TL;DR: In this article, the first and second detectors are comprised of two transistor circuits, wherein the first leg is comprised of a depletion transistor and at least one enhancement transistor coupled between the supply voltage and the substrate.
Patent
Substrate bias generating circuit
TL;DR: In this article, a substrate bias generating circuit is proposed to generate a negative substrate bias voltage responsive to the output signal of the oscillator circuit, where the voltage divider is connected between the output terminal of the bias generator and a ground terminal, and a level sensor is used to produce a control signal to stop oscillating operation of the generator.