Development of an Image Fringe Zero Selection System for Structuring Elements with Stereo Vision Disparity Measurements
Josef E Grindley,Andrew J. Tickle,Lin Jiang +2 more
- Vol. 307, Iss: 1, pp 012049
Reads0
Chats0
TLDR
This paper details how this can be achieved with simulated hardware using DSP Builder in Matlab with the intention of migrating the design to HDL and implemented on an FPGA (Field Programmable Gate Array).Abstract:
When performing image operations involving Structuring Element (SE) and many transforms it is required that the outside of the image be padded with zeros or ones depending on the operation. This paper details how this can be achieved with simulated hardware using DSP Builder in Matlab with the intention of migrating the design to HDL (Hardware Description Language) and implemented on an FPGA (Field Programmable Gate Array). The design takes few resources and does not require extra memory to account for the change in size of the output image.read more
References
More filters
Book
Control System Components
TL;DR: This book comprehensively covers many typical components of primary interest to the control-system engineer and will be a highly useful text for the students of Electrical Engineering and Mechanical Engineering during their study of the theory of Control Engineering.
Journal ArticleDOI
FPGA vs. ASIC for low power applications
TL;DR: A study to compare the power consumption of two Intellectual Property (IP), a counter circuit and an image transform circuit which have been implemented using FPGA Family circuits from ALTERA and Hardware Copy of the circuits which are close to the ASIC implementation.
Proceedings ArticleDOI
Efficient ASIC implementation of a real-time depth mapping stereo vision system
Michael Kuhn,S. Moser,O. Isler,Frank K. Gurkaynak,Andreas Burg,Norbert Felber,Hubert Kaeslin,Wolfgang Fichtner +7 more
TL;DR: This paper presents a fast and area-efficient implementation of a real-time stereo vision algorithm for spatial depth mapping that combines two well-known area-based approaches to stereo matching and includes an occlusion detection method.
Journal ArticleDOI
Configurable processors: a new era in chip design
S. Leibson,J. Kim +1 more
TL;DR: Configurable processors enable system-on-chip designers to leverage the benefits of nanometer silicon lithography with relatively little manual effort and achieve much higher performance than processors with conventional fixed-instruction-set architectures.
Journal ArticleDOI
Development of morphological operators for field programmable gate arrays
TL;DR: This paper investigates development of Morphological Operators (MOs) that won't require raw VHDL coding but using the DSP Builder development tool in Simulink to generate the code via a graphical block method which can then be used in a hardware description language (HDL) development software.