scispace - formally typeset
Patent

IC protection structure having n-channel MOSFET with n-type resistor region

Reads0
Chats0
TLDR
In this paper, a protection structure for integrated circuits with an n-channel MOS field effect transistor has been proposed, where the n-well forms a series resistor between the drain region and the drain contact region of the respective transistor.
Abstract
A protection structure for integrated circuits with an n-channel MOS field-effect transistor has a more stable bipolar state, with the change to the bipolar state occurring fast. Below the drain region and the drain contact region an n-type resistor region doped more lightly than the drain region and the drain contact region is formed to provide the electrically conductive connection between the drain region and the drain contact region. When a positive voltage pulse is applied to the drain contact region, the n-channel MOS transistor will go into a bipolar operating state upon reaching the drain-source or drain-substrate breakdown voltage. The conductor paths are typically connected to ground. The n-well forms a series resistor between the drain region and the drain contact region of the respective transistor. It also forms a pn junction between the drain region and the channel, the collector pn junction, which extends deep into the substrate. Because of the series resistance of this n-well, during the change to the bipolar state, contractions of the current occurring at the pn junction are prevented. In the bipolar state, the transistor can absorb more power than with conventional arrangements. By connecting two or more transistors in parallel, the current is distributed even further, so that the power can be absorbed by both transistors, since the dissipation is distributed over an even larger area.

read more

Citations
More filters
Patent

Semiconductor device and method of manufacturing the same

TL;DR: In this article, the problem of the peeling of a through electrode and the back wiring at the same time was solved by independently controlling the film thickness of the through electrode, and the thickness of back wires.
Patent

Well resistor for ESD protection of CMOS circuits

TL;DR: In this article, a circuit for providing electrostatic discharge (ESD) protection is described, which comprises a pair of CMOS field effect pull up and pull down transistors with reduced resistance source and drain, having a well resistor formed external to them between supply and ground busses respectively.
Patent

Structure for esd protection in semiconductor chips

TL;DR: In this paper, an ESD protection structure for I/O pads is formed with well resistors underlying the active areas of a transistor, which are coupled in series with active areas and provide additional resistance which is effective in protecting the transistor from ESD events.
Patent

ESD protection device

TL;DR: In this article, an FET with a lightly-doped drain is connected between an input/output pad and ground and is protected from ESD at a pad by a structure that includes a resistor formed by the process step for the lightly doped drain, which adjoins and interconnects a diffusion underlying the pad and the diffusion for the drain of the FET.
Patent

Semiconductor integrated circuit and system lsi including the same

TL;DR: In this paper, a well contact is provided to surround both the diffusion layers of the anode and cathode, such that the current from the diffusion layer of anode is unlikely to flow toward the shorter side of the well contact.
References
More filters
Patent

Electro-static discharge protection circuit with bimodal resistance characteristics

TL;DR: In this article, an electrostatic discharge protection circuit employing an extended resistive structure having bimodal resistance characteristics in series with an input/output buffer circuit and an electrical contact pad on an integrated circuit is presented.
Patent

ESD protection for submicron CMOS circuits

TL;DR: In this paper, an ESD protection circuit for the pads of an integrated circuit (IC) using silicide-clad diffusions is disclosed, which uses a robust N+ diode with N-well block, an output NFET and a large transient clamp, each with a distributed, integrated Nwell drain resistor to prevent the IC from avalanching and leakage during the Human Body Model and Charged Device Model tests.
Patent

High speed double polycide bipolar/CMOS integrated circuit process

TL;DR: In this article, a mixed bipolar-CMOS self-aligned process and integrated circuit provide a high performance NPN bipolar transistor in parallel to fabrication of a PMOSFET and an NMOS FET.
Patent

Electro-static discharge protection device for CMOS integrated circuit inputs

TL;DR: In this paper, an ESD protection device for CMOS integrated circuit inputs is described, and two clamp components coupled by a current limiting device, couple the pad to the circuitry of the chip.
Patent

High voltage input pad protection circuitry

TL;DR: In this paper, an electrostatic discharge (ESD) protection device for protecting a high voltage operating circuit with high voltage input terminal has been proposed to move the point of avalanche breakdown away from the first diffusion/field oxide interface, so that the avalanche breakdown voltage is lower than that of the protected circuit while simultaneously preventing bipolar feedback.