Journal ArticleDOI
LSI signal processor architecture for telecommunications applications
J. Thompson,S. Tewksbury +1 more
TLDR
Two architectural examples provide specific illustration of the concepts discussed and serve to show a few of the choices available to the processor designer.Abstract:
The design of an architecture for an integrated digital signal processor requires attention to details of processing algorithms Starting with their conventional representation in either graphical or algebraic form, one can decompose algorithms to determine the essential requirements of processor architecture This process may also serve as a means to develop a program to realize the algorithm on a processor Two architectural examples provide specific illustration of the concepts discussed and serve to show a few of the choices available to the processor designerread more
Citations
More filters
Journal ArticleDOI
Computer architecture for digital signal processing
TL;DR: A comprehensive overview of Computer Architecture for Digital Signal Processing is given, seen as the result of constraining influences from the nature of digital signal processing algorithms, architectural techniques including appropriate choice of primitive elements, the underlying digital system technology, and programming languages for digital signal Processing.
Journal ArticleDOI
Communication network issues and high-density interconnects in large-scale distributed computing systems
S.K. Tewksbury,L.A. Hornak +1 more
TL;DR: The authors discuss the impact of the physical interconnection environment through which the concurrent processes among locally distinct computing nodes of large-scale multicomputer systems are coupled.
Journal ArticleDOI
DSP architectures: past, present and futures
Edwin J. Tan,Wendi Heinzelman +1 more
TL;DR: This paper explains the various DSP architectures and its silicon implementation, and discusses the state-of-the art and examine the issues pertaining to performance.
Journal ArticleDOI
Design of Bireciprocal Wave Digital Filters for High Sampling Rate Applications
J. Pandel,U. Kleine +1 more
TL;DR: The realization of bireciprocal wave digital filters (WDF's) in a dedicated bit-parallel architecture will be described and stability of the filters is ensured in such a redundant number system and how overflow can be handled.
Journal ArticleDOI
Attojoule MOSFET logic devices using low voltage swings and low temperature
TL;DR: In this article, the authors considered the conditions which must be met to achieve high speed and low power VLSI logic devices through voltage swings ∼ 25 mV, and proposed a novel relaxation mode MOSFET operating under carrier freezeout conditions with power-delay products in the attojoule range.
References
More filters
Journal ArticleDOI
An approach to the implementation of digital filters
TL;DR: An approach to the implementation of digital filters is presented that employs a small set of relatively simple digital circuits in a highly regular and modular configuration, well suited to LSI construction.
Journal ArticleDOI
Overflow oscillations in digital filters
TL;DR: In this paper, it is shown that if the 2's complement adder is modified so that it "saturates" when overflow occurs, then no self-oscillations will be present.
Journal ArticleDOI
Pseudo-passivity, sensitivity, and stability of wave digital filters
TL;DR: In this paper, the pseudopower, pseudopassivity and pseudolosslessness properties of wave digital filters have been proved in a direct way by introducing the concepts of pseudo power, pseudo passivity, and pseudo possivity.
Journal ArticleDOI
On adaptors for wave digital filters
Alfred Fettweis,K. Meerkotter +1 more
TL;DR: In this article, the adders and multipliers of a wave digital filter can be grouped into n-port building blocks called adaptors, and various aspects concerning the realization of adaptors are discussed.
Journal ArticleDOI
A comparison of roundoff noise in floating point and fixed point digital filter realizations
C. Weinstein,Alan V. Oppenheim +1 more
TL;DR: In this article, a statistical model for roundoff noise in floating point digital filters, proposed by Kaneko and Liu, is tested experimentally for first and second-order digital filters.