scispace - formally typeset
Patent

Method and circuit for producing control signal for impedance matching

Reads0
Chats0
TLDR
In this paper, a method for producing a stable control signal for impedance matching is provided which is capable of suppressing variation in impedance matching data by adding a shift voltage to a voltage to be compared.
Abstract
A method for producing a stable control signal for impedance matching is provided which is capable of suppressing variation in impedance matching data by adding a shift voltage to a voltage to be compared. A comparator compares the voltage to be compared with a reference voltage and an up-down counter performs a counting operation according to a result from the comparison. A code converting circuit converts a count value output from the up-down counter to a thermometer code used for changing an impedance of an impedance varying circuit. A change in the impedance is made in a manner that, even when the voltage to be compared gets closest to the reference voltage, a shift voltage for the comparator to make an exact comparison is fed to the voltage to be compared. An averaging circuit averages a count value and the code converting circuit converts a resulting average value to the thermometer code.

read more

Citations
More filters
Patent

Impedance matching circuit and semiconductor memory device with the same

TL;DR: In this article, an impedance matching circuit performs a ZQ calibration for a test on a wafer process of a semiconductor memory device, which includes a first pull-down resistance unit, a second pull-up resistance unit and a third pulldown resistor unit.
Patent

Method and apparatus for output driver calibration, and memory devices and system embodying same

TL;DR: In this article, a method, system, and output driver calibration circuit determine calibration values for configuring adjustable impedance output drivers, which includes a pull-up calibration circuit configured to generate an averaged pull-down count signal for calibrating p-channel devices in the output driver with the averaged pullup count signal being an average of a plurality of pulldown count signals.
Patent

Calibration methods and circuits to calibrate drive current and termination impedance

TL;DR: In this paper, on-die termination (ODT) systems and methods that facilitate high-speed communication between a driver die and a receiver die interconnected via one or more signal transmission lines are described.
Patent

I/O interface circuit of integrated circuit

TL;DR: In this article, a plurality of transistor pairs of Pch and Nch transistors are connected in series between VDD and GND, and an I/O terminal is connected to each connection point of the transistor pairs.
Patent

Variable impedance sense architecture and method

TL;DR: In this article, a variable impedance sense (VIS) circuit can detect and store an input offset value inherent in a sensing loop, and a resulting impedance matching binary code can be adjusted to compensate for error that can be introduced by the input offset.
References
More filters
Patent

Digitally controlled element sizing

TL;DR: In this paper, a transistor whose size is digitally controlled is used as a controlled impedance at the input of an integrated circuit to determine the effective developed impedance of the transistors, which can be used to erase manufacturing variability of the integrated circuit.
Journal ArticleDOI

Digitally adjustable resistors in CMOS for high-performance applications

TL;DR: In this article, a design of a CMOS series terminated line driver is discussed, and the utilization of the controlled impedance in terminating transmission lines on-chip, constant delay lines, and controlled di/dt output buffers is discussed.
Patent

Digitally controlled impedance for i/o of an integrated circuit device

TL;DR: In this article, a system for controlling the impedances of circuits on an integrated circuit chip is provided. At least one circuit is selected to operate as a p-channel transistor reference circuit, and at least one other circuit operates as an n-channel reference circuit.
Patent

Dynamic impedance compensation circuit and method

TL;DR: In this paper, an impedance compensation circuit and method for an input/output buffer provides dynamic impedance compensation by using programmable impedance arrays and a dynamically adjustable on-chip load, among other advantages, only a single off-chip or external calibrated impedance resistor is used and only one test pad is necessary.
Patent

Control circuit for an output driving stage of an integrated circuit

TL;DR: In this article, an impedance control circuit is proposed to control the impedance of an integrated output driving stage, which includes a variable impedance circuit having an impedance that varies with the temperature in correlation with the impedance.