scispace - formally typeset
Patent

Phase comparator circuit and phase-locked loop circuit

Tomoaki Yabe
Reads0
Chats0
TLDR
In this article, a phase comparator circuit with a maximum operating frequency and a phase-locked loop circuit is provided. But the phase difference between a reference clock signal this articleCLK and a clock signal CLK is large.
Abstract
PROBLEM TO BE SOLVED: To provide a phase comparator circuit with a maximum operating frequency and to provide a phase-locked loop circuit SOLUTION: This phase comparator circuit 10 is provided with 3 S-R flip-flop circuits 1-3, each consisting of two NAND gates, NAND gates G1-G6 and inverters IV1-IV6 Even if the phase difference between a reference clock signal REFCLK and a clock signal CLK is large, since an UP signal and a DOWN signal in response to the phase difference of both the signals can be outputted, the maximum operating frequency can be set higher than that of the conventional phase comparator circuits

read more

Citations
More filters
Patent

Workpiece taking-out apparatus

TL;DR: In this paper, a workpiece taking-out apparatus detects workpieces to find a line of sight of the camera for each workpiece, decides an area for height measurement by a range finder to save height data in the area, and finds an intersection of line-of-sight data of camera and height distribution for each detected workpiece to find the posture of the workpiece from the height data around it.
Patent

Clock signal adjuster circuit

TL;DR: In this paper, a clock signal distribution circuit for distributing the clock signal to circuits such as LSI integrated circuits, and more specifically, providing a clock adjuster circuit, which performs phase difference adjustment of clock signals automatically.
Related Papers (5)