Open AccessJournal Article
The MOLEN ρμ-coded processor
Reads0
Chats0
TLDR
Using simulations, the performance potential and performance potential of the MOLEN ρμ-coded processor, which comprises hardwired and microcoded reconfigurable units, are established and it is indicated that the execution cycles of the superscalar machine can be reduced by 30% for the JPEG benchmark and by 32% by using the proposed processor organization.Abstract:
In this paper, we introduce the MOLEN ρμ-coded processor which comprises hardwired and microcoded reconfigurable units. At the expense of three new instructions, the proposed mechanisms allow instructions, entire pieces of code, or their combination to execute in a reconfigurable manner. The reconfiguration of the hardware and the execution on the reconfigured hardware are performed by p-microcode (an extension of the classical microcode to allow reconfiguration capabilities). We include fixed and pageable microcode hardware features to extend the flexibility and improve the performance. The scheme allows partial reconfiguration and includes caching mechanisms for non-frequently used reconfiguration and execution microcode. Using simulations, we establish the performance potential of the proposed processor assuming the JPEG and MPEG-2 benchmarks, the ALTERA APEX20K boards for the implementation, and a hardwired superscalar processor. After implementation, cycle time estimations and normalization, our simulations indicate that the execution cycles of the superscalar machine can be reduced by 30% for the JPEG benchmark and by 32% for the MPEG-2 benchmark using the proposed processor organization.read more
Citations
More filters
Journal ArticleDOI
The MOLEN polymorphic processor
Stamatis Vassiliadis,Stephan Wong,Georgi Gaydadjiev,Koen Bertels,Georgi Kuzmanov,Elena Moscu Panainte +5 more
TL;DR: A microarchitecture based on reconfigurable hardware emulation to allow high-speed reconfiguration and execution of the processor and to prove the viability of the proposal, the proposal was experimented with the MPEG-2 encoder and decoder and a Xilinx Virtex II Pro FPGA.
Proceedings ArticleDOI
DWARV: Delftworkbench Automated Reconfigurable VHDL Generator
TL;DR: The carried experiments on the MOLEN polymorphic processor prototype suggest overall application speedups between 1.4x and 6.8x, corresponding to 13% to 94% of the theoretically achievable maximums, constituted by Amdahl's law.
Journal ArticleDOI
The Instruction-Set Extension Problem: A Survey
Carlo Galuzzi,Koen Bertels +1 more
TL;DR: A thorough analysis of the issues involved during the customization of an instruction-set by means of a set of specialized application-specific instructions is presented.
Journal ArticleDOI
Cost-Efficient SHA Hardware Accelerators
TL;DR: A new set of techniques for hardware implementations of secure hash algorithm (SHA) hash functions consist mostly in operation rescheduling and hardware reutilization, therefore, significantly decreasing the critical path and required area.
Journal ArticleDOI
The Molen compiler for reconfigurable processors
TL;DR: The Molen compiler is described, which automatically generates optimized binary code for C applications, based on pragma annotation of the code executed on the reconfigurable hardware, and an instruction-scheduling algorithm for the dynamic hardware configuration instructions.