B
B. Zheng
Researcher at Intel
Publications - 10
Citations - 749
B. Zheng is an academic researcher from Intel. The author has contributed to research in topics: Static random-access memory & CMOS. The author has an hindex of 8, co-authored 8 publications receiving 735 citations.
Papers
More filters
Journal ArticleDOI
A 3-GHz 70-mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply
Kevin Zhang,Uddalak Bhattacharya,Zhanping Chen,Fatih Hamzaoglu,D. Murray,N. Vallepalli,Yih Wang,B. Zheng,M. Bohr +8 more
TL;DR: In this article, a column-based dynamic power supply has been integrated into a high-frequency 70-Mb SRAM design that is fabricated on a high performance 65-nm CMOS technology.
Journal ArticleDOI
SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction
Kevin Zhang,Uddalak Bhattacharya,Zhanping Chen,Fatih Hamzaoglu,Daniel Murray,N. Vallepalli,Yih Wang,B. Zheng,Mark T. Bohr +8 more
TL;DR: In this paper, a 70-Mb SRAM was designed and fabricated on a 65-nm CMOS technology, which features a 0.57-/spl mu/m/sup 2/6T SRAM cell with large noise margin down to 0.7 V for low-voltage operation.
Proceedings ArticleDOI
SRAM design on 65nm CMOS technology with integrated leakage reduction scheme
Kevin Zhang,Uddalak Bhattacharya,Zhanping Chen,Fatih Hamzaoglu,D. Murray,N. Vallepalli,Yih Wang,B. Zheng,Mark T. Bohr +8 more
TL;DR: In this article, a 4Mb SRAM is designed and fabricated on a 65nm CMOS technology, which features a 0.57 /spl mu/m/sup 2/6T cell with large noise margin down to 0.7V for low-voltage operation.
Patent
Memory with dynamically adjustable supply
Fatih Hamzaoglu,Kevin Zhang,Nam Sung Kim,Muhammad M. Khellah,Dinesh Somasekhar,Yibin Ye,Vivek De,B. Zheng +7 more
TL;DR: In this paper, a memory array is provided with cells that when written to or read from, can have modified supplies to enhance their read stability and/or write margin performance, which can be used to enhance the performance of memory arrays.
Proceedings ArticleDOI
A fully synchronized, pipelined, and re-configurable 50 Mb SRAM on 90 nm CMOS technology for logic applications
TL;DR: A 50 Mb SRAM chip is designed and fabricated on an industry leading 90 nm CMOS technology that features a 1 /spl mu/m/sup 2/ SRAM cell and 50 nm gate length transistors with strained silicon to form large high-density on-die cache memory for high-speed logic applications such as CPUs.