scispace - formally typeset
B

Bo-Chao Huang

Researcher at University of California, Los Angeles

Publications -  9
Citations -  262

Bo-Chao Huang is an academic researcher from University of California, Los Angeles. The author has contributed to research in topics: Graphene & Graphene nanoribbons. The author has an hindex of 6, co-authored 9 publications receiving 243 citations. Previous affiliations of Bo-Chao Huang include National Taiwan University.

Papers
More filters
Journal ArticleDOI

Impedance spectroscopy and equivalent circuits of conductively doped organic hole-transport materials

TL;DR: In this paper, the impedance spectroscopy was adopted to characterize conductively doped organic hole-transport layers, by both experiment and simulation approaches, and the results were compared with experiment results over wide bias and frequency ranges.
Journal ArticleDOI

Contact resistance in top-gated graphene field-effect transistors

TL;DR: In this article, the parasitic resistance of different source/drain metals for top-gated graphene field effect transistors was extracted by fitting the measured ID-VG data with a resistance model and was found to be a significant part of the total resistance of graphene field-effect transistors.
Journal ArticleDOI

Scalable Synthesis of Graphene on Patterned Ni and Transfer

TL;DR: In this article, an approach to mass produce high-quality graphene on an insulator substrate was presented, where Ni dots with single or few grains were achieved by annealing.
Journal ArticleDOI

Optimizing the fabrication process for high performance graphene field effect transistors

TL;DR: It is found that after graphene film transfer, an annealing process at 400 °C under N 2 ambient will shift Dirac point toward zero gate voltage, which is the highest value among CVD graphene FETs published to date.
Proceedings Article

High performance graphene FETs with self-aligned buried gates fabricated on scalable patterned ni-catalyzed graphene

TL;DR: In this article, the authors report a scalable technique to fabricate graphene transistors with self-aligned buried gates process, which has excellent field effect mobility of 6,100cm2/V·s and 24,000 cm2/v·s before and after subtraction of contact resistance.