scispace - formally typeset
C

Chien-Min Lin

Researcher at TSMC

Publications -  15
Citations -  312

Chien-Min Lin is an academic researcher from TSMC. The author has contributed to research in topics: Signal integrity & Finite-difference time-domain method. The author has an hindex of 8, co-authored 15 publications receiving 295 citations. Previous affiliations of Chien-Min Lin include National Taiwan University.

Papers
More filters
Journal ArticleDOI

Noise reduction using compensation capacitance for bend discontinuities of differential transmission lines

TL;DR: In this article, the authors presented a design methodology of analysis scheme to extract the equivalent circuits of discontinuities observed on the strongly coupled differential lines and simulated the integrity effects of the bent differential transmission lines in a high-speed digital circuit.
Journal ArticleDOI

Delaunay–Voronoi Modeling of Power-Ground Planes With Source Port Correction

TL;DR: In this paper, an efficient Delaunay-Voronoi modeling of the power-ground planes suitable directly for SPICE compatibity is proposed to deal with the ground bounce noise and decoupling capacitors placement problems for the high-speed digital system designs.
Journal ArticleDOI

Fast Methodology for Determining Eye Diagram Characteristics of Lossy Transmission Lines

TL;DR: In this paper, a fast methodology that employs only two anti-polarity one-bit data patterns instead of the pseudo-random bit sequence as input sources to simulate the worst-case eye diagram was proposed.
Journal ArticleDOI

Comparisons between serpentine and flat spiral delay lines on transient reflection/transmission waveforms and eye diagrams

TL;DR: In this article, a numerical formula is proposed to quantitatively predict the voltage levels of the saturated near-end and far-end propagating crosstalk noises among the sections of differential delay lines.
Journal ArticleDOI

Optimization for the Locations of Decoupling Capacitors in Suppressing the Ground Bounce by Genetic Algorithm

TL;DR: In this paper, the optimal placement of decoupling capacitors in suppressing the input and transfer impedances of power-ground planes was investigated in high-speed digital printed circuit boards.