F
Francisco J. García-Sánchez
Researcher at Simón Bolívar University
Publications - 49
Citations - 1070
Francisco J. García-Sánchez is an academic researcher from Simón Bolívar University. The author has contributed to research in topics: MOSFET & Lambert W function. The author has an hindex of 14, co-authored 47 publications receiving 910 citations.
Papers
More filters
Journal ArticleDOI
Revisiting MOSFET threshold voltage extraction methods
Adelmo Ortiz-Conde,Francisco J. García-Sánchez,Juan Muci,Alberto Terán Barrios,Juin J. Liou,Juin J. Liou,Ching-Sung Ho +6 more
TL;DR: An up-to-date review of the several extraction methods commonly used to determine the value of the threshold voltage of MOSFETs, which includes the different methods that extract this quantity from the drain current versus gate voltage transfer characteristics measured under linear operation conditions for crystalline and non-crystalline MOSfETs.
Journal ArticleDOI
A Review of Core Compact Models for Undoped Double-Gate SOI MOSFETs
TL;DR: In this paper, the authors review the compact-modeling framework for undoped double-gate (DG) silicon-on-insulator (SOI) MOSFETs.
Journal ArticleDOI
Analytic solution of the channel potential in undoped symmetric dual-gate MOSFETs
TL;DR: In this article, the surface potential of symmetric dual-gate MOSFETs was analyzed using the Lambert function-based analytical solution for undoped-body single-gate single-input single-output (SISO) devices.
Journal ArticleDOI
An Explicit Multiexponential Model as an Alternative to Traditional Solar Cell Models With Series and Shunt Resistances
TL;DR: An explicit multiexponential model with series and shunt resistances is proposed as an alternative to conventional implicit multie XPonential models commonly used to describe significant parallel conduction mechanisms in real solar cells.
Book
Analysis and Design of MOSFETs: Modeling, Simulation, and Parameter Extraction
TL;DR: In this paper, the effective channel length of MOSFETs and Drain and Source Series Resistances are extracted using a device simulator using the Lightly-Doped Drain (LDD) method.