H
Herbert L. Ho
Researcher at GlobalFoundries
Publications - 9
Citations - 45
Herbert L. Ho is an academic researcher from GlobalFoundries. The author has contributed to research in topics: Dielectric & Trench. The author has an hindex of 3, co-authored 9 publications receiving 43 citations.
Papers
More filters
Journal ArticleDOI
A 14 nm 1.1 Mb Embedded DRAM Macro With 1 ns Access
Gregory J. Fredeman,Donald W. Plass,Abraham Mathews,Janakiraman Viraraghavan,Kenneth J. Reyer,Thomas J. Knips,Thomas R. Miller,Elizabeth L. Gerhard,Dinesh Kannambadi,Chris Paone,Dongho Lee,Daniel J. Rainey,Michael A. Sperling,Michael Whalen,Steven Burns,Rajesh R. Tummuru,Herbert L. Ho,Alberto Cestero,Norbert Arnold,Babar A. Khan,Toshiaki Kirihata,Subramanian S. Iyer +21 more
TL;DR: A 1.1 Mb embedded DRAM macro (eDRAM), for next-generation IBM SOI processors, employs 14 nm FinFET logic technology with 0.0174 μm2 deep-trench capacitor cell that enables a high voltage gain of a power-gated inverter at mid-level input voltage.
Proceedings ArticleDOI
In-line characterization of EDRAM for a FINFET technology using VC inspection
Oliver D. Patterson,Richard F. Hafer,Surbhi Mittal,Ankur Arya,K. Stein,Herbert L. Ho,William Davies,Xiaohu Tang,Brian Yueh-Ling Hsieh,Shuen-Cheng Chris Lei +9 more
TL;DR: An E-beam voltage contrast inspection methodology involving multiple inspection points has been created to support development of the EDRAM module for a recent FINFET technology as mentioned in this paper, which provides within-sector feedback for a wide range of defect types enabling fast turn-around of split experiments and early detection of process excursions.
Patent
Non-volatile memory device employing a deep trench capacitor
TL;DR: In this paper, a non-volatile memory device with programmable leakage can be formed employing a trench capacitor, where a metal-insulator-metal stack is formed on surfaces of the deep trench employing a dielectric material that develops leakage path filaments upon application of a programming bias voltage.
Patent
Semiconductor-on-oxide structure and method of forming
TL;DR: Semiconductor-on-oxide structures and related methods of forming such structures are disclosed in this paper, which includes: forming a first dielectric layer over a substrate, forming a conductive layer over the first dieectric layer, including one of a metal or a silicide; forming a second dielectrically-rich surface layer, and bonding a donor wafer to the second conductive surface layer.
Patent
Metal-insulator-metal (MIM) capacitor with deep trench (DT) structure and method in a silicon-on-insulator (SOI)
TL;DR: In this article, a structure forming a metal-insulator-metal (MIM) trench capacitor is disclosed, which comprises a multi-layer substrate having a metal layer and at least one dielectric layer.