scispace - formally typeset
J

Jagabar Sathik Mohamed Ali

Researcher at SRM University

Publications -  36
Citations -  1019

Jagabar Sathik Mohamed Ali is an academic researcher from SRM University. The author has contributed to research in topics: Topology (electrical circuits) & Voltage. The author has an hindex of 10, co-authored 30 publications receiving 397 citations. Previous affiliations of Jagabar Sathik Mohamed Ali include Prince Sultan University.

Papers
More filters
Journal ArticleDOI

Compact Switched Capacitor Multilevel Inverter (CSCMLI) With Self-Voltage Balancing and Boosting Ability

TL;DR: In this paper, the authors presented a compact switched capacitor multilevel inverter (CSCMLI) topology with reduced switch count and with selfvoltage balancing and boosting ability.
Journal ArticleDOI

A New Switched Capacitor 7L Inverter With Triple Voltage Gain and Low Voltage Stress

TL;DR: The proposed seven level triple voltage gain boost inverter (7L-3GBI) inherently generates a bipolar waveform without backend H-bridge that reduces the total standing voltage of the topology.
Journal ArticleDOI

A Self-Balancing Five-Level Boosting Inverter With Reduced Components

TL;DR: A single-stage boosting MLI requiring lesser number of switches, diodes, and capacitors for renewable power generation applications and has inherent self-balancing capability, thereby does not need additional balancing circuitry.
Journal ArticleDOI

A New Single Phase Single Switched-Capacitor Based Nine-Level Boost Inverter Topology With Reduced Switch Count and Voltage Stress

TL;DR: The merits of proposed topology have been analyzed through various comparison parameters including component counts, voltage stresses, cost and efficiency with a maximum value of 98.3%, together with the integration of switched capacitors into the topology following recent development.
Journal ArticleDOI

A New Generalized Multilevel Converter Topology Based on Cascaded Connection of Basic Units

TL;DR: From the comparison results, it will be shown that the proposed topology has several advantages such as the reduced number of power electronic components, lesser number of dc sources, and blocking voltage.