L
Li Lin
Researcher at Marvell Technology Group
Publications - 34
Citations - 1046
Li Lin is an academic researcher from Marvell Technology Group. The author has contributed to research in topics: Amplifier & CMOS. The author has an hindex of 15, co-authored 32 publications receiving 1006 citations. Previous affiliations of Li Lin include Broadcom.
Papers
More filters
Journal ArticleDOI
A 1.75 GHz highly-integrated narrow-band CMOS transmitter with harmonic-rejection mixers
J.A. Weldon,Jacques C. Rudell,Li Lin,R. Sekhar Narayanaswami,M. Otsuka,S. Dedieu,Luns Tee,King-Chun Tsai,Cheol-Woong Lee,Paul R. Gray +9 more
TL;DR: In this paper, a highly integrated 175 GHz 035/spl µ/m CMOS transmitter is described, which facilitates integration through the use of a unique mixer, termed a harmonic-rejection mixer, and a wide loop bandwidth phase-locked loop (PLL) for the RF synthesizer.
Journal ArticleDOI
A 5-GHz direct-conversion CMOS transceiver utilizing automatic frequency control for the IEEE 802.11a wireless LAN standard
Arya Behzad,Zhong Ming Shi,Seema B. Anand,Li Lin,Keith Carter,M.S. Kappes,Tsung-Hsien Lin,T. Nguyen,D. Yuan,Stephen Wu,Yuqian C. Wong,Victor Fong,Ahmadreza Rofougaran +12 more
TL;DR: A fully integrated CMOS direct-conversion 5-GHz transceiver with automatic frequency control is implemented in a 0.18-/spl mu/m digital CMOS process and housed in an LPCC-48 package, providing a complete 802.11a solution.
Proceedings ArticleDOI
Direct-conversion CMOS transceiver with automatic frequency control for 802.11a wireless LANs
Arya Behzad,Li Lin,Zhongming Shi,Seema B. Anand,Keith Carter,M. Kappes,E. Lin,T. Nguyen,D. Yuan,Stephen Wu,Yuqian C. Wong,V. Fong,Ahmadreza Rofougaran +12 more
TL;DR: In this paper, a 11.7mm/sup 2/5GHz direct-conversion 0.18/spl mu/m CMOS transceiver achieves a sensitivity of -93dBm, a system NF of 4.5dB (high gain), and IIP3 of -4.8dBm (low gain).
Proceedings ArticleDOI
9.6 A 2.7-to-4.3GHz, 0.16psrms-jitter, −246.8dB-FOM, digital fractional-N sampling PLL in 28nm CMOS
Xiang Gao,Olivier Burg,Haisong Wang,Wanghua Wu,Cao-Thong Tu,Konstantinos Manetakis,Fan Zhang,Luns Tee,Mustafa Yayla,Sining Xiang,Randy Tsang,Li Lin +11 more
TL;DR: This work presents a new 28nm CMOS digital frac-N sampling PLL design that achieved 0.16ps rms jitter with 8.2mW and a state-of-the-art frack-N PLL FOM of -246.8dB.