M
Michael Normand Goulet
Researcher at IBM
Publications - 5
Citations - 169
Michael Normand Goulet is an academic researcher from IBM. The author has contributed to research in topics: Signature (logic) & SPECint. The author has an hindex of 3, co-authored 5 publications receiving 160 citations.
Papers
More filters
Proceedings ArticleDOI
Design and implementation of the POWER5 microprocessor
Joachim Gerhard Clabes,Joshua Friedrich,Mark D. Sweet,Jack DiLullo,Sam Gat-Shang Chu,Donald W. Plass,James W. Dawson,Paul H. Muench,Larry Powell,Michael Stephen Floyd,Balaram Sinharoy,Mike Lee,Michael Normand Goulet,James Donald Wagoner,Nicole Schwartz,Steve Runyon,Gary Alan Gorman,Phillip J. Restle,Ronald Nick Kalla,Joseph McGill,Steve Dodson +20 more
TL;DR: POWERS offers significantly increased performance over previous POWER designs by incorporating simultaneous multithreading, an enhanced memory subsystem, and extensive RAS and power management support.
Patent
Enhanced debug scheme for LBIST
Sam Gat-Shang Chu,Joachim Gerhard Clabes,Michael Normand Goulet,Johnny James LeBlanc,James D. Warnock +4 more
TL;DR: In this paper, a second reference signature is generated based on the masking data from the file unit and a scanning data from a scan string in the chip, and a signature logic connected to the output of masking unit is yet further provided for compressing the second register signature and inputting the compressed second register to the LBIST circuit.
Patent
Method of power consumption reduction in clocked circuits
Sam Gat-Shang Chu,Joachim Gerhard Clabes,Michael Normand Goulet,Thomas Edward Rosser,James D. Warnock +4 more
TL;DR: In this article, a method and apparatus for reducing power consumption of a clocked circuit containing a plurality of latches is provided, subject to the constraint that the slack after substitution should still be positive, although it may be less than a predetermined number.
Proceedings ArticleDOI
Energy efficiency boost in the AI-infused POWER10 processor
Thompto Brian W,Dung Q. Nguyen,José E. Moreira,Ramon Bertran,Hans M. Jacobson,Richard J. Eickemeyer,Rahul M. Rao,Michael Normand Goulet,Marcy E. Byers,Christopher Gonzalez,Karthik Swaminathan,Nagu Dhanwada,Silvia M. Müller,Andreas Wagner,Satish Kumar Sadasivam,Robert K. Montoye,William J. Starke,Christian Zoellin,Michael Stephen Floyd,Jeffrey A. Stuecheli,Nandhini Chandramoorthy,John-David Wellman,Alper Buyuktosunoglu,Matthias Pflanz,Balaram Sinharoy,Pradip Bose +25 more
TL;DR: In this article, a new feature supporting inline AI acceleration was added to the POWER ISA and incorporated into the POWER10 processor core design, and the resulting boost in SIMD/AI socket performance is projected to be up to 10x for FP32 and 21x for INT8 models of ResNet-50 and BERT-Large.
Patent
Branch prediction in a computer processor
TL;DR: Branch prediction in a computer processor as discussed by the authors includes: fetching an instruction, the instruction comprising an address, the address comprising a first portion of a global history vector and a globally history vector pointer.