M
Ming Li
Researcher at Samsung
Publications - 48
Citations - 1372
Ming Li is an academic researcher from Samsung. The author has contributed to research in topics: MOSFET & Nanowire. The author has an hindex of 21, co-authored 48 publications receiving 1336 citations.
Papers
More filters
Journal ArticleDOI
High-Performance Twin Silicon Nanowire MOSFET (TSNWFET) on Bulk Si Wafer
Sung Dae Suk,Kyoung Hwan Yeo,Keun Hwi Cho,Ming Li,Yun Young Yeoh,Sung-young Lee,Sung-min Kim,Eun Jung Yoon,Min Sang Kim,Chang Woo Oh,Sung Hwan Kim,Dong-Won Kim,Dong-gun Park +12 more
TL;DR: A gate-all-around (GAA) twin silicon nanowire MOSFET (TSNWFET) with 5-nm-radius channels on a bulk Si wafer is successfully fabricated to achieve extremely high-drive currents of 2.37 mA/m for n-channel and 1.30 mA /m for p-channel TSNWFETs with mid-gap TiN metal gate.
Proceedings ArticleDOI
80 nm 512M DRAM with enhanced data retention time using partially-insulated cell array transistor (PiCAT)
Kyoung Hwan Yeo,Chang Woo Oh,Sung-min Kim,Min-Sang Kim,Chang-Sub Lee,Sung-young Lee,Ming Li,Hye-Jin Cho,Eun-Jung Yoon,Sung Hwan Kim,Jeong-Dong Choe,Dong-Won Kim,Donggun Park,Kinam Kim +13 more
TL;DR: In this paper, an 80 nm 512M DDR DRAM with partially-insulated cell array transistor (PiCAT) was fabricated, where Si/SiGe epitaxial growth and selective SiGe etch process were used to form PiOX (Partially-Insulating OXide) under source and drain of the cell transistor.
Proceedings ArticleDOI
Observation of Single Electron Tunneling and Ballistic Transport in Twin Silicon Nanowire MOSFETs (TSNWFETs) Fabricated by Top-Down CMOS Process
Keun Hwi Cho,Sung Dae Suk,Yun Young Yeoh,Ming Li,Kyoung Hwan Yeo,Dong-Won Kim,Sungwoo Hwang,Donggun Park,Byung-Il Ryu +8 more
TL;DR: In this article, the authors report transport experiments on gate-all-around (GAA) TSNWFETs fabricated by top-down CMOS processes and show that conductance quantization suggests ballistic transport.
Patent
Fin field effect transistors and methods of fabricating the same
Chul Lee,Min-Sang Kim,Dong-gun Park,Choong-ho Lee,Chang-Woo Oh,Jae-Man Yoon,Dong-Won Kim,Jeong-Dong Choe,Ming Li,Hye-Jin Cho +9 more
TL;DR: A fin field effect transistor (FinFET) as discussed by the authors includes a substrate, a fin, a gate electrode, and a gate insulation layer, and source and drain regions in the fin are on and extend laterally along and vertically away from the substrate.
Proceedings ArticleDOI
Damascene gate FinFET SONOS memory implemented on bulk silicon wafer
Chang Woo Oh,Sung Dae Suk,Yong Kyu Lee,Suk Kang Sung,J.-D. Choe,Sung-young Lee,Dong-uk Choi,Kyoung Hwan Yeo,Min Sang Kim,Sung-min Kim,Ming Li,Sung Hwan Kim,Eun-Jung Yoon,Dong-Won Kim,Donggun Park,Kinam Kim,Byung-Il Ryu +16 more
TL;DR: In this paper, the authors demonstrate highly scaled damascene gate FinFET SONOS memory implemented on bulk silicon wafer, which shows extremely high program/erase speed, large threshold voltage shifts over 4V at 1/spl mu/s/12V for program and 50/spl m/s/-12v for erase, good retention time and acceptable endurance.