P
Peter Hazucha
Researcher at Intel
Publications - 81
Citations - 3115
Peter Hazucha is an academic researcher from Intel. The author has contributed to research in topics: Inductor & CMOS. The author has an hindex of 27, co-authored 81 publications receiving 3024 citations.
Papers
More filters
Proceedings ArticleDOI
Feasibility of monolithic and 3D-stacked DC-DC converters for microprocessors in 90nm technology generation
Gerhard Schrom,Peter Hazucha,Jae-Hong Hahn,Volkan Kursun,Donald S. Gardner,Siva G. Narendra,Tanay Karnik,Vivek De +7 more
TL;DR: In this article, an on-die switching DC-DC converter is proposed for future microprocessor power delivery, which can be fabricated in an existing CMOS process (90nm-180nm) with a back-end thin-film inductor module.
Proceedings ArticleDOI
Selective node engineering for chip-level soft error rate improvement [in CMOS]
TL;DR: This paper presents a technique to selectively engineer sequential or domino nodes in high performance circuits to improve soft error rate (SER) induced by cosmic rays or alpha particles.
Proceedings ArticleDOI
Integrated On-Chip Inductors with Magnetic Films
Donald S. Gardner,Gerhard Schrom,Peter Hazucha,Fabrice Paillet,Tanay Karnik,S. Borkar,J. Saulters,J. Owens,J. Wetzel +8 more
TL;DR: In this article, an amorphous CoZrTa alloy exhibiting high permeability, good high-temperature stability (>250degC), high saturation magnetization, low magnetostriction, high resistivity, minimal hysteretic loss was used in combination with magnetic vias and elongated structures that take advantage of the uniaxial magnetic anisotropy.
Proceedings ArticleDOI
Measurements and analysis of SER tolerant latch in a 90 nm dual-Vt CMOS process
Peter Hazucha,Tanay Karnik,S. Walstra,B. Bloechel,James W. Tschanz,J. Maiz,Krishnamurthy Soumyanath,G. Dermer,S. Narendra,Vivek De,S. Borkar +10 more
TL;DR: The proposed latch can improve reliability of critical sequential logic elements in microprocessors and other circuits by utilizing local redundancy and the effects of the recovery time, threshold voltage assignment, and leakage on the SER robustness.
Journal ArticleDOI
High Voltage Tolerant Linear Regulator With Fast Digital Control for Biasing of Integrated DC-DC Converters
Peter Hazucha,Sung Tae Moon,Gerhard Schrom,Fabrice Paillet,Donald S. Gardner,S. Rajapandian,Tanay Karnik +6 more
TL;DR: A fully integrated linear regulator is proposed that enables doubling of the converter input voltage by properly biasing stacked drivers and bridge transistors by implementing fast digital control the linear regulator meets the transient current demand of the converters without resorting to off-chip decoupling capacitors.