P
Peter Ramm
Researcher at Fraunhofer Society
Publications - 115
Citations - 2575
Peter Ramm is an academic researcher from Fraunhofer Society. The author has contributed to research in topics: Substrate (printing) & System integration. The author has an hindex of 26, co-authored 114 publications receiving 2476 citations.
Papers
More filters
BookDOI
Handbook of 3D Integration
TL;DR: 3D IC is just one of a host of 3D integration schemes that exploit the z-direction Philip Garrou, Christopher Bower, Peter Ramm: Handbook of3D Integration.
Book
Handbook of 3D integration : technology and applications of 3D integrated circuits
TL;DR: This website becomes a very available place to look for countless handbook of 3D integration technology and applications of 3d integrated circuits sources.
Patent
Method of making a three-dimensional integrated circuit
TL;DR: In this paper, a method of making a three dimensionally integrated circuit by connecting first and second substrates (1;7) provided with devices in at least one layer in one surface in each of said substrates is described.
Proceedings ArticleDOI
Through silicon via technology — processes and reliability for wafer-level 3D system integration
Peter Ramm,M. J. Wolf,Armin Klumpp,Robert Wieland,Bernhard Wunderle,Bruno Michel,Herbert Reichl +6 more
TL;DR: The ICV-SLID fabrication process is well suited for the cost-effective production of both, high-performance applications (e.g. 3D microprocessor) and highly miniaturized multi-functional systems as mentioned in this paper.
Journal ArticleDOI
Three dimensional metallization for vertically integrated circuits
D. Bollmann,R. Braun,R. Buchner,U. Cao-Minh,Manfred Engelhardt,G. Errmann,T. Grassl,K. Hieber,H. Hübner,G. Kawala,M.B. Kleiner,Armin Klumpp,S.A. Kuhn,Christof Landesberger,H. Lezec,W. Muth,Werner Pamler,R. Popp,E. Renner,G. Ruhl,A. Sanger,U. Scheler,C. Schmidt,Siegfried Dr. Rer. Nat. Schwarzl,Josef Weber,Werner Weber,Peter Ramm +26 more
TL;DR: In this article, the authors realized a three dimensional metallization for vertically integrated circuits (VIC) using a newly developed technology that allows stacking and vertical interchip wiring of completely processed and electrically tested wafers using available microelectronic processes.