scispace - formally typeset
W

Walter Stechele

Researcher at Technische Universität München

Publications -  200
Citations -  1981

Walter Stechele is an academic researcher from Technische Universität München. The author has contributed to research in topics: Control reconfiguration & Field-programmable gate array. The author has an hindex of 21, co-authored 189 publications receiving 1746 citations. Previous affiliations of Walter Stechele include Ludwig Maximilian University of Munich.

Papers
More filters
Proceedings ArticleDOI

Towards Scalability and Reliability of Autonomic Systems on Chip

TL;DR: The current status of work on autonomic SoC architectures is presented, beginning with a robust, self-correcting processor data path architecture and progressing to reinforcement machine learning techniques for self-optimization and self-organization at run time.
Proceedings ArticleDOI

Mind the Scaling Factors: Resilience Analysis of Quantized Adversarially Robust CNNs

TL;DR: It is shown that adversarially trained CNNs are more susceptible to failure due to hardware errors when compared to vanilla-trained models, and a simple weight decay remedy is proposed to maintain adversarial robustness and hardware resilience in the same CNN.
Proceedings ArticleDOI

Hardware-accelerated CCD readout smear correction for Fast Solar Polarimeter

TL;DR: This paper presents the first FPGA-based architecture for online smear correction of images from frame store CCDs, which allows for the usage of a certain frame Store CCD camera on a balloon-borne solar observatory.