Proceedings ArticleDOI
A time-multiplexed FPGA
Stephen M. Trimberger,D. Carberry,A. Johnson,J. Wong +3 more
- pp 22-28
Reads0
Chats0
TLDR
The architecture of a time-multiplexed FPGA is described, which includes extensions for dealing with state saving and forwarding and for increased routing demand due to time- multiplexing the hardware.Abstract:
This paper describes the architecture of a time-multiplexed FPGA. Eight configurations of the FPGA are stored in on-chip memory. This inactive on-chip memory is distributed around the chip, and accessible so that the entire configuration of the FPGA can be changed in a single cycle of the memory. The entire configuration of the FPGA can be loaded from this on-chip memory in 30 ns. Inactive memory is accessible as block RAM for applications. The FPGA is based on the Xilinx XC4000E FPGA, and includes extensions for dealing with state saving and forwarding and for increased routing demand due to time-multiplexing the hardware.read more
Citations
More filters
Journal ArticleDOI
Reconfigurable computing: a survey of systems and software
Katherine Compton,Scott Hauck +1 more
TL;DR: The hardware aspects of reconfigurable computing machines, from single chip architectures to multi-chip systems, including internal structures and external coupling are explored, and the software that targets these machines is focused on.
Proceedings ArticleDOI
Fast Regular Expression Matching Using FPGAs
TL;DR: An efficient method for finding matches to a given regular expression in given text using FPGAs using the Nondetermineistic Finite Automaton, the first prctical use of a nondeterministic state machine on programmable logic.
Book
Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation
Scott Hauck,André DeHon +1 more
TL;DR: This book is intended as an introduction to the entire range of issues important to reconfigurable computing, using FPGAs as the context, or "computing vehicles" to implement this powerful technology.
Proceedings ArticleDOI
Invited Paper: Enhanced Architectures, Design Methodologies and CAD Tools for Dynamic Reconfiguration of Xilinx FPGAs
TL;DR: In this article, the authors describe architectural enhancements to Xilinx FPGAs that provide better support for the creation of dynamically reconfigurable designs, augmented by a new design methodology that uses pre-routed IP cores for communication between static and dynamic modules and permits static designs to route through regions otherwise reserved for dynamic modules.
MonographDOI
FPGA-based Implementation of Signal Processing Systems
TL;DR: FPGA-based Implementation of Signal Processing Systems is an important reference for practising engineers and researchers working on the design and development of DSP systems for radio, telecommunication, information, audio-visual and security applications.
References
More filters
Book
High ― Level Synthesis: Introduction to Chip and System Design
TL;DR: This paper presents a methodology for High-Level Synthesis of Architectural Models in Synthesis and its applications in Design Description Languages and Design Representation and Transformations.
Proceedings ArticleDOI
DPGA-coupled microprocessors: commodity ICs for the early 21st Century
TL;DR: It is noted how the tight integration of reconfigurable logic into the processor can overcome some of the major limitations of contemporary attached reconfiguring computer engines.
Patent
A programmable logic device which stores more than one configuration and means for switching configurations
TL;DR: In this paper, a programmable logic device includes a configuration memory expanded to store two or more complete sets of configuration data, which can be re-configured within a user's clock cycle.
A First Generation DPGA implementation
TL;DR: This minimal, first generation DPGA uses traditional 4-LUTs for the basic array element, but backs LUT and interconnect programming cells with a 4-context memory implemented using dynamic RAM.
Performance-Oriented Fully Routable Dynamic Architecture for a Field
TL;DR: The central principle of the new architecture is based on the concept of efficient use of silicon resources, and it is performance-oriented, with predictable interconnect and logic delays, and has a guaranteed routability.