Proceedings ArticleDOI
Analysis of integrator for continuous time Digital sigma Delta ADC on Xilinx FPGA
P.A. Harsha Vardhini
- pp 2689-2693
TLDR
The advantage of CT integrator structure and the design of passive RC integrator for first order continuous time Digital sigma Delta ADC on FPGA is discussed and the corresponding results are presented.Abstract:
This paper mainly discuss the advantage of CT integrator structure and the design of passive RC integrator for first order continuous time Digital sigma Delta ADC on FPGA. Transient analysis of the passive integrator i.e., RC section is carried out and the corresponding results are presented. Maximum input frequency for given RC values with different input voltage swings at their maximum clock speeds is found with synopsis H-spice simulations.read more
Citations
More filters
Journal ArticleDOI
Design and comparative analysis of on-chip sigma delta ADC for signal processing applications
TL;DR: In this article, a low pass continuous time sigma delta analog to digital converter on-chip architecture with a very few passive components connected externally to FPGA suitable for signal processing applications, wireless application, sonar and radar beamforming is designed.
Proceedings ArticleDOI
Design and Development of Cost Effective Arduino based Object Sorting System
TL;DR: Cost effective implementation of the system and size scalability makes the proposed system easier to implement in small scale industries minimizing the manual power.
Proceedings ArticleDOI
SRAM Utilization and Power Consumption Analysis for Low Power Applications
TL;DR: In this article, a Static Random Access Memory (SRAM) cell with minimum power consumption was designed to reduce leakage currents and power consumption for low power applications, which resulted to lower leakage currents.
Journal ArticleDOI
Design and Implementation of Scalable and Parametrizable Analog-to-Digital Converter on FPGA
TL;DR: The paper presents the design and implementation of scalable and parametrizable analog-to-digital converters (ADC), based on a successive approximation register (SAR), on FPGAs (field programmable gate arrays).
References
More filters
Book
Understanding Delta-Sigma Data Converters
TL;DR: This chapter discusses the design and simulation of delta-sigma modulator systems, and some of the considerations for implementation considerations for [Delta][Sigma] ADCs.
Book
Delta-sigma data converters : theory, design, and simulation
TL;DR: Delta-Sigma Data Converters provides comprehensive coverage of low and high-order single-bit, bandpass, continuous-time, multistage modulators as well as advanced topics, including idle-channel tones, stability, decimation and interpolation filter design, and simulation.
Proceedings ArticleDOI
Taking advantage of LVDS input buffers to implement sigma-delta A/D converters in FPGAs
TL;DR: The approach takes advantage of existing low-voltage differential signalling I/O pads, which allows the implementation of low-cost ADCs into existent FPGAs, even though such digital devices do not possess analog interfacing capabilities at first.
Proceedings ArticleDOI
On the dynamic behavior of a novel digital-only sigma--delta A/D converter
TL;DR: This paper proposes a new architecture of a first-order /spl Sigma//spl Delta/ modulator that needs no active analog components and is called "digital-only," and implement with it A/D converters in FPGA's or directly in the software of microprocessors.