Column-Parallel ADCs for CMOS Image Sensors and Their FoM-Based Evaluations
Reads0
Chats0
TLDR
The effectiveness of recently-reported techniques for extended-dynamic-range CISs is clarified and the FoM defined by (noise)2(power)/(intrascene dynamic range)(pixel-rate) separately for low/middle and high pixel-rate regions well explains the frontline of the CIS’ performance in all the pixel rates.Abstract:
This paper reviews architectures and topologies for column-parallel analog-to-digital converters (ADCs) used for CMOS image sensors (CISs) and discusses the performance of CISs using columnparallel ADCs based on figures-of-merit (FoM) with considering noise models which behave differently at low/middle and high pixel-rate regions. Various FoM considering different performance factors are defined. The defined FoM are applied to surveyed data on reported CISs using columnparallel ADCs which are categorized into 4 types; single slope, SAR, cyclic and delta-sigma ADCs. The FoM defined by (noise)2(power)/(pixel-rate) separately for low/middle and high pixel-rate regions well explains the frontline of the CIS’ performance in all the pixel rates. Using the FoM defined by (noise)2(power)/(intrascene dynamic range)(pixel-rate), the effectiveness of recently-reported techniques for extended-dynamic-range CISs is clarified. key words: CMOS image sensor, column-parallel ADC, cyclic ADC, deltasigma modulation, single-slope ADC, SAR ADC, figure of meritread more
Citations
More filters
A 1 1/4 inch 8.3Mpixel digital output CMOS APS for UDTV application
TL;DR: A 3936/spl times/2196 pixel CMOS APS has a 10 b column-based ADC and achieves a 2000 TV line resolution, sensitivity, and power consumption of less than 760 mW.
Journal ArticleDOI
A 640 $\times$ 640 Fully Dynamic CMOS Image Sensor for Always-On Operation
TL;DR: This article presents a 640 fully dynamic CMOS image sensor for the always-on operation that achieves a state-of-the-art energy efficiency figure- of-merit of 0.71 e− $\cdot $ nJ.
Journal ArticleDOI
Energy-Efficient Motion-Triggered IoT CMOS Image Sensor With Capacitor Array-Assisted Charge-Injection SAR ADC
TL;DR: A low-power image sensor with a motion-based triggering feature for the Internet of Things (IoT) applications and a column-parallel capacitor array-assisted charge-injection SAR ADC that achieves 10b operation with readout noise of 226 is proposed.
Journal ArticleDOI
Ultra-Low Power CMOS Image Sensor With Two-Step Logical Shift Algorithm-Based Correlated Double Sampling Scheme
TL;DR: An ultra-low power counter structure for a column-parallel single-slope analog-to-digital converter (SS-ADC) in CMOS image sensors that employs a two-step logical shift algorithm-based correlated double sampling (CDS) scheme and can halve the operating clock frequency.
Journal ArticleDOI
A 1.17-Megapixel CMOS Image Sensor With 1.5 A/D Conversions per Digital CDS Pixel Readout and Four In-Pixel Gain Steps
TL;DR: A method to reduce the pixel readout energy consumption by computing two digital correlated double-sampling (DCDS) results with three analog–digital (A/D) conversions, thereby using an average of 1.5 A/D conversions per pixel.
References
More filters
Journal ArticleDOI
CMOS Image Sensor With Per-Column ΣΔ ADC and Programmable Compressed Sensing
Y. Oike,A. El Gamal +1 more
TL;DR: A CMOS image sensor architecture with built-in single-shot compressed sensing with modest quality loss relative to normal capture and significantly higher image quality than downsampling is described.
Journal ArticleDOI
A wide dynamic range CMOS image sensor with multiple exposure-time signal outputs and 12-bit column-parallel cyclic A/D converters
TL;DR: In this paper, a wide dynamic range CMOS image sensor with a burst readout multiple exposure method is proposed, where maximally four different exposure-time signals are read out in one frame.
Proceedings ArticleDOI
A 2.1Mpixel 120frame/s CMOS image sensor with column-parallel ΔΣ ADC architecture
Youngcheol Chae,Jimin Cheon,Seung-Hyun Lim,Dongmyung Lee,Minho Kwon,Kwi-sung Yoo,Wun-ki Jung,Dong Hun Lee,Seog-Heon Ham,Gunhee Han +9 more
TL;DR: A column-parallel ADC architecture is the most widely used ADC in CMOS image sensors for high-speed and low-power operation and delta-sigma (ΔΣ) ADCs are applied for low-speed imaging with large pixel pitch.
Journal ArticleDOI
A 1/1.8-inch 6.4 MPixel 60 frames/s CMOS Image Sensor With Seamless Mode Change
S. Yoshihara,Y. Nitta,Masaru Kikuchi,K. Koseki,Y. Ito,Yoshiaki Inada,S. Kuramochi,Hayato Wakabayashi,M. Okano,H. Kuriyama,J. Inutsuka,A. Tajima,T. Nakajima,Y. Kudoh,Fumihiko Koga,Y. Kasagi,S. Watanabe,Tetsuo Nomoto +17 more
TL;DR: A 1/1.8-inch 6.4 MPixel 60 frames/s CMOS image sensor fabricated in a 0.18-mum single-poly triple-metal (1P3M) process is described, which has 38% fill factor and 12ke-/lux sensibility.
Journal ArticleDOI
Multiple-Ramp Column-Parallel ADC Architectures for CMOS Image Sensors
TL;DR: A CMOS imager with a column-parallel ADC architecture based on a multiple-ramp single-slope (MRSS) ADC that can be easily adapted to exhibit a companding characteristic, which exploits the amplitude-dependent nature of the photon shot noise present in imager signals.