scispace - formally typeset
Open AccessProceedings Article

DIDACache: a deep integration of device and application for flash based key-value caching

TLDR
Dong et al. as mentioned in this paper proposed a co-design approach to bridge the semantic gap between the key-value cache manager and the underlying flash devices, which can maximize the efficiency of key-values caching on flash devices while minimizing its weakness.
Abstract
In recent years, flash-based key-value cache systems have raised high interest in industry, such as Facebook's McDipper and Twitter's Fatcache. These cache systems typically use commercial SSDs to store and manage key-value cache data in flash. Such a practice, though simple, is inefficient due to the huge semantic gap between the key-value cache manager and the underlying flash devices. In this paper, we advocate to reconsider the cache system design and directly open device-level details of the underlying flash storage for key-value caching. This co-design approach bridges the semantic gap and well connects the two layers together, which allows us to leverage both the domain knowledge of key-value caches and the unique device properties. In this way, we can maximize the efficiency of key-value caching on flash devices while minimizing its weakness. We implemented a prototype, called DIDACache, based on the Open-Channel SSD platform. Our experiments on real hardware show that we can significantly increase the throughput by 35.5%, reduce the latency by 23.6%, and remove unnecessary erase operations by 28%.

read more

Content maybe subject to copyright    Report

Citations
More filters
Journal ArticleDOI

DIDACache: An Integration of Device and Application for Flash-based Key-value Caching

TL;DR: This paper advocates to reconsider the cache system design and directly open device-level details of the underlying flash storage for key-value caching and implements a prototype, called DIDACache, based on the Open-Channel SSD platform.
Proceedings Article

The case of FEMU: cheap, accurate, scalable and extensible flash emulator

TL;DR: FEMU is a software (QEMU-based) flash emulator for fostering future full-stack software/ hardware SSD research.
Journal ArticleDOI

FlashKV: Accelerating KV Performance with Open-Channel SSDs

TL;DR: This work proposes FlashKV, an LSM-tree based key-value store running on open-channel SSDs that eliminates the redundant management and semantic isolation by directly managing the raw flash devices in the application layer and optimizes the compaction, caching and I/O scheduling mechanisms specifically.
Proceedings Article

Decibel: Isolation and Sharing in Disaggregated Rack-Scale Storage

TL;DR: A lightweight storage abstraction is proposed that encapsulates full-system hardware resources and focuses only on isolating and sharing storage devices across multiple, remote tenants and prototypes a shared-nothing runtime capable of managing hardware and scheduling this abstraction in a manner that avoids performance interference.
Proceedings Article

HashKV: enabling efficient updates in KV storage via hashing

TL;DR: HashKV as mentioned in this paper uses hash-based data grouping, which deterministically maps values to storage space so as to make both updates and GC efficient for update-intensive workloads.
References
More filters
Journal ArticleDOI

The design and implementation of a log-structured file system

TL;DR: In this paper, a log-structured file system called Sprite LFS is proposed, which uses a segment cleaner to compress the live information from heavily fragmented segments in order to speed up file writing and crash recovery.
Proceedings ArticleDOI

Workload analysis of a large-scale key-value store

TL;DR: This paper collects detailed traces from Facebook's Memcached deployment, arguably the world's largest, and analyzes the workloads from multiple angles, including: request composition, size, and rate; cache efficacy; temporal patterns; and application use cases.
Journal ArticleDOI

Algorithms and data structures for flash memories

TL;DR: This survey presents algorithms and data structures that support efficient not-in-place updates of data, reduce the number of erasures, and level the wear of the blocks in the device.
Proceedings ArticleDOI

DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings

TL;DR: This work proposes a complete paradigm shift in the design of the core FTL engine from the existing techniques with a Demand-based Flash Translation Layer (DFTL), which selectively caches page-level address mappings and develops a flash simulation framework called FlashSim.
Proceedings ArticleDOI

Understanding intrinsic characteristics and system implications of flash memory based solid state drives

TL;DR: This study reveals several unanticipated aspects in the performance dynamics of SSD technology that must be addressed by system designers and data-intensive application users in order to effectively place it in the storage hierarchy.
Related Papers (5)