Proceedings ArticleDOI
FPGA-based hardware/software implementation for MIMO wireless communications
Korkeart Boonyi,Jukkrit Tagapanij,Akkarat Boonpoonga +2 more
- pp 1-4
Reads0
Chats0
TLDR
In this paper, utilization resource and operation performance in term of equivalent gates and operating cycles are shown.Abstract:
This paper proposes an efficient architecture for FPGA implementation of MGS-QRD in MIMO wireless communication systems. The proposed architecture is based on the Hardware/Software (HW/SW) design. To achieve the efficient architecture, the systolic architecture is applied to MGS-QRD and then the conventional QR triangular array of (2m2+2m+1) cells onto a linear architecture of m+1 cell is employed to reduce the number of required QR processors. The reduced cells are constructed with a number of basic processing elements such as multipliers and adders etc. The basic elements are constructed by HW architectures. The SW of PowerPC core is used to control to achieve the QR decomposition. In this paper, utilization resource and operation performance in term of equivalent gates and operating cycles are shown.read more
Citations
More filters
Journal ArticleDOI
High-Throughput FPGA Implementation of QR Decomposition
Sergio D. Munoz,Javier Hormigo +1 more
TL;DR: A hardware design to achieve high-throughput QR decomposition, using the Givens rotation method, which utilizes a new 2-D systolic array architecture with pipelined processing elements, which are based on the COordinate Rotation DIgital Computer (CORDIC) algorithm.
Survey of FPGA applications in the period 2000 – 2015 (Technical Report)
TL;DR: An overview of the different topics FPGAs have been used for in the last 15 years of research and why they have been chosen over other processing units like e.g. CPUs is provided.
Journal ArticleDOI
Floating Point versus Fixed point Tradeoffs in FPGA Implementations of QR Decomposition Algorithm
TL;DR: A flexible vector processing architecture for the fixed and floating point implementations of the QR decomposition is presented and the FPGA resource utilizations of the two data type implementations are compared for different matrix sizes for the StratixIV and Arria10 devices.
References
More filters
Book
Numerical Methods for Least Squares Problems
TL;DR: Theorems and statistical properties of least squares solutions are explained and basic numerical methods for solving least squares problems are described.
Journal ArticleDOI
On the Capacity of Radio Communication Systems with Diversity in a Rayleigh Fading Environment
TL;DR: Results show that with optimum linear processing at the receiver, up to M/2 channels can be established with approximately the same maximum data rate as a single channel with the potential for large capacity in systems with limited bandwidth.
Journal ArticleDOI
Sigma-Delta Modulators: Tutorial Overview, Design Guide, and State-of-the-Art Survey
TL;DR: A review of the state of the art on nanometer CMOS implementations is described, giving a survey of cutting-edge ΣΔ architectures, with emphasis on their application to the next generation of wireless telecom systems.
Proceedings ArticleDOI
VLSI Architecture for Matrix Inversion using Modified Gram-Schmidt based QR Decomposition
TL;DR: This paper proposes a fully parallel VLSI architecture under fixed-precision for the inverse computation of a real square matrix using QR decomposition with modified Gram-Schmidt (MGS) orthogonalization.
Proceedings ArticleDOI
Analytical performance of MIMO zero-forcing receivers in correlated Rayleigh fading environments
M. Kiessling,Joachim Speidel +1 more
TL;DR: In this article, the performance of a system with a zero-forcing receiver in a correlated Rayleigh fading scenario was analyzed in the presence of a fully correlated channel, and closed-form expressions were derived for the symbol error rate with arbitrary array sizes in case of transmit correlation only.