scispace - formally typeset
Proceedings ArticleDOI

Matrix multipliers for calculating orthogonal transforms

Reads0
Chats0
TLDR
In this article, the use of MOS transistors and weighted capacitors in a device to calculate the transform of a set of signal samples in 300ns was discussed, and experimental results for a 16-point Hadamard and an 8-point complex Fourier transform were given.
Abstract
The use of MOS transistors and weighted capacitors in a device to calculate the transform of a set of signal samples in 300ns will be discussed. Experimental results for a 16-point Hadamard and an 8-point complex Fourier transform will be given.

read more

Citations
More filters
Patent

Image encoding apparatus employing analog processing system

TL;DR: In this paper, a two-dimensional discrete cosine transform (DCT) circuit was proposed for quantizing a result of the DCT carried out by the two dimensions of an image sensing element in pixel blocks.
Proceedings ArticleDOI

A preprogrammed artificial neural network architecture in signal processing

TL;DR: A mask-programmable artificial neural network (ANN) chip architecture, the tile-based ANN chip assembly, test and simulation results, and use it in signal processing systems are presented.
Proceedings ArticleDOI

A New Walsh Hadamard Transform Architecture Using Current Mode Circuit

TL;DR: This work proposes a current mode analog Walsh-Hadamard processor while the control mechanism remains digital, implemented in 0.35μm CMOS technology.
Patent

Discrete cosine transformation circuit

TL;DR: In this article, a two-dimensional descrete cosine transformation circuit is realized by using the one-dimensional cosine transforming circuit, which is a high-speed discrete cosine transform.
Patent

Analog sum-of-products arithmetic unit

TL;DR: In this article, a two-dimensional analog DCT (discrete cosine transform) circuit for quantizing a result of the DCT on the voltage signal series from the image sensing element in pixel blocks is presented.
References
More filters
Journal ArticleDOI

An Adaptation of the Fast Fourier Transform for Parallel Processing

TL;DR: A modified version of the Fast Fourier Transform is developed and described and it is suggested that this form is of general use in the development and classification of various modifications and extensions of the algorithm.
Journal ArticleDOI

MOS sampled data recursive filters using switched capacitor integrators

TL;DR: A new technique to analog sampled data filtering is presented which can be fully integrated using MOS technology, and advantages of this new approach are reduced circuit complexity, low sensitivity to coefficient variations, and efficient utilization of silicon area.
Journal ArticleDOI

Sampled analog filtering using switched capacitors as resistor equivalents

TL;DR: The authors have demonstrated the advantages of ratioed capacitors for integrated active filters experimentally, using a specially designed integrated MOS test chip.
Journal ArticleDOI

Transversal filtering using charge-transfer devices

TL;DR: Techniques are presented for making transversal filters using charge-coupled devices and bucket-brigade devices, and examples are given of CCD and BBD filters that are `matched' to particular signalling waveforms.
Journal ArticleDOI

MOS switched-capacitor analog sampled-data direct-form recursive filters

TL;DR: The direct form switched-capacitor offers some useful advantages in comparison to the switched-Capacitor integrator approach, including the rejection of MOS amplifier noise and power supply noise below one-half the sampling rate, less silicon area especially when implementing high Q poles, and potential for multiplexing two or more filters.