Near-Optimal n-Layer Channel Routing
Richard Enbody,H. C. Du +1 more
- pp 708-714
Reads0
Chats0
TLDR
Two n -layer channel routing algorithms that guarantee successful routing of the channel for n greater than three are presented and one is linear and optimal given a VHV …HV assignment of layers and the other is quasilinear and performs optimally on examples from the literature.Abstract:
In this paper we present two n-layer channel routing algorithms that guarantee successful routing of the channel for n greater than three. The first is linear and optimal given a VHV...HV assignment of layers. The second, using an HVH...VH layer assignment, is quasilinear and performs optimally on examples from the literature. Except in pathological cases, we expect the latter router to perform within one row of optimal. For comparison with published examples we implemented the second router in five and three layers. The five-layer implementation routed all examples optimally while the three-layer implementation routed the examples with the same or fewer rows than the published examples. With its n-layer capability this channel router will allow channel routing to be used when more than three layers are available. This router can also be used to evaluate the utility of additional layers.read more
Citations
More filters
Patent
Cell circuit and layout with linear finfet structures
TL;DR: In this paper, a cell circuit and corresponding layout is disclosed to include linear-shaped diffusion fins defined to extend over a substrate in a first direction so as to extend parallel to each other.
Patent
Methods for multi-wire routing and apparatus implementing same
Daryl Fox,Scott T. Becker +1 more
TL;DR: In this article, a rectangular interlevel connector array (RICA) is defined in a semiconductor chip, where a virtual grid for inter-level connector placement is defined to include a first set of parallel virtual lines that extend across the layout in a first direction, and a second set of Parallel Virtual Lines (RLs) that extend along a parallel virtual line in a second direction perpendicular to the first direction.
Patent
Methods for cell phasing and placement in dynamic array architecture and implementation of the same
TL;DR: In this paper, a logic block area is defined to include a first chip level where layout features are placed according to a first virtual grate, and a second chip level in which layout feature are placed based on a second virtual grate.
Patent
Finfet transistor circuit
Scott T. Becker,Michael C. Smayling,Dhrumil Gandhi,Jim Mali,Carole Lambert,Jonathan R. Quandt,Daryl Fox +6 more
TL;DR: In this article, the gate electrodes of the second finfet transistors of the first and second transistor types are electrically connected to each other and positioned on opposite sides of a gate electrode track.
Patent
Enforcement of Semiconductor Structure Regularity for Localized Transistors and Interconnect
TL;DR: In this paper, a global placement grating (GPG) is defined for a chip level to include a set of parallel and evenly spaced virtual lines that support a common layout shape run length thereon.
References
More filters
Journal ArticleDOI
Efficient Algorithms for Channel Routing
Takeshi Yoshimura,Ernest S. Kuh +1 more
TL;DR: Two new algorithms merge nets instead of assigning horizontal tracks to individual nets to route a specified net list between two rows of terminals across a two-layer channel in the layout design of LSI chips.
Proceedings ArticleDOI
A “DOGLEG” channel router
TL;DR: The routing algorithm presented here was developed as part of LTX, a computer-aided design system for integrated circuit layout and was implemented on an HP-2100 minicomputer.
Proceedings ArticleDOI
A "Greedy" Channel Router
TL;DR: A new, “greedy”, channel-router that always succeeds, usually using no more than one track more than required by channel density, and may be forced in rare cases to make a few connections "off the end” of the channel.
Journal ArticleDOI
Three-Layer Channel Routing
Yun Kang Chen,Mei Lun Liu +1 more
TL;DR: Two special types of three-layer channel routing, VHV and HVH, are introduced in this paper, and the merging algorithm and the left edge algorithm used in two-layer routing can be extended to three layers.
Proceedings ArticleDOI
LTX-A system for the directed automatic design of LSI circuits
TL;DR: LTX is a minicomputer-based design system for large-scale integrated circuit chip layout which offers a flexible set of interactive and automatic procedures for translating a circuit connectivity description into a finished mask design.
Related Papers (5)
The constrained via minimization problem for PCB and VLSI design
Xiao-Ming Xiong,Ernest S. Kuh +1 more