Proceedings ArticleDOI
Pseudo-balanced signaling using power transmission lines for parallel links
Suzanne Huh,Madhavan Swaminathan,David Keezer +2 more
- pp 871-876
TLDR
In this article, a new signaling scheme is proposed to address the issues associated with the power transmission line (PTL) and yield a significant improvement in signal integrity in high-speed systems.Abstract:
Power integrity has become an indispensable part to ensure signal integrity in high-speed systems. Simultaneous switching noise (SSN) in the power delivery network (PDN) is now one of major factors to place the limit on the noise margin for off-chip communication so that a great emphasis is being placed on controlling SSN. A power transmission line (PTL) has been suggested as a new PDN design to achieve near-zero SSN. In this paper, a new signaling scheme is proposed to address the issues associated with the PTL, and yield a significant improvement in signal integrity.read more
Citations
More filters
Journal ArticleDOI
Application of a New Power Distribution Scheme for Complex Printed Circuit Boards for High-Speed Signaling
TL;DR: In this article, a new power distribution scheme using power transmission lines (PTLs) applied to complex printed circuit boards is presented, which can be used for high-speed digital signaling.
Proceedings ArticleDOI
New power delivery scheme for 3D ICs to minimize simultaneous switching noise for high speed I/Os
TL;DR: In this article, power transmission line based design and current steering were used to minimize power supply noise, eye height and jitter penalties. But, they did not consider the effect of the power supply jitter.
Proceedings ArticleDOI
Design of power delivery networks using power transmission lines and pseudo-balanced signaling for multiple I/Os
TL;DR: In this paper, a power transmission line (PTL) is proposed to reduce the RPD effect by replacing the plane structure with power transmission lines, and the resulting waveforms are compared to those using conventional power planes.
Journal ArticleDOI
Pseudo-balanced Signaling Using Power Transmission Lines for Parallel I/O Links
TL;DR: In this article, a modified balanced signaling scheme is applied to PTL, and called as pseudo-balanced PTL (PBPTL), which reduces the overhead caused by the conventional balanced signaling and addresses the issues associated with PTL.
Proceedings ArticleDOI
Reduction of PDN induced coupling into signal lines using PTL power distribution
TL;DR: In this paper, the authors present three printed circuit board designs with different power distribution topologies and show through measurement that a previously proposed PDN design based on Power Transmission Line (PTL) concept is less susceptible to coupling from signal lines.
References
More filters
Journal ArticleDOI
Bus-invert coding for low-power I/O
Mircea R. Stan,Wayne Burleson +1 more
TL;DR: In this article, the bus-invert method of coding the I/O was proposed to decrease the bus activity and thus decrease the peak power dissipation by 50% and the average power disipation by up to 25%.
Bus-invert coding for low-powerI/O
TL;DR: The bus-invert method of coding the I/O is proposed which lowers the bus activity and thus decreases theI/O peak power dissipation by 50% and the I-O average power Dissipation by up to 25%.
Journal ArticleDOI
Designing and Modeling for Power Integrity
Madhavan Swaminathan,Daehyun Chung,Stefano Grivet-Talocia,Krishna Bharath,Vishal Laddha,Jianyong Xie +5 more
TL;DR: In this paper, a specific case of RPD based on via discontinuities is discussed in detail in the context of both the frequency and time-domain waveforms using a test vehicle.
Journal ArticleDOI
Differential signaling with a reduced number of signal paths
TL;DR: A method for differential signaling is described that requires as few as N+1 signal paths for N signals, similar to dicode (1-D) partial response signaling, which results in bit error rate performance comparable with fully differential signaling.
Journal ArticleDOI
Design of balanced and constant weight codes for VLSI systems
Luca G. Tallini,Bella Bose +1 more
TL;DR: The design of balanced and constant weight codes with parallel encoding and parallel decoding is described, given for a constant weight w=33 code with k=64 information bits, r=10 check bits, and p=8 balancing functions.
Related Papers (5)
Power transmission lines: A new interconnect design to eliminate simultaneous switching noise
A.E. Engin,Madhavan Swaminathan +1 more