scispace - formally typeset
A

A. Jahanian

Researcher at University of California, Irvine

Publications -  10
Citations -  220

A. Jahanian is an academic researcher from University of California, Irvine. The author has contributed to research in topics: CMOS & Antenna diversity. The author has an hindex of 8, co-authored 10 publications receiving 216 citations. Previous affiliations of A. Jahanian include University of California.

Papers
More filters
Journal ArticleDOI

A CMOS Distributed Amplifier With Distributed Active Input Balun Using GBW and Linearity Enhancing Techniques

TL;DR: A CMOS distributed amplifier with distributed active input balun is presented that achieves a gain-bandwidth product of 818 GHz, while improving linearity and stability, and compares them with conventional gm cells.
Journal ArticleDOI

A CMOS Code-Modulated Path-Sharing Multi-Antenna Receiver Front-End

TL;DR: This paper presents the design and implementation of a novel multi-antenna receiver front-end, which is capable of accommodating various multi-Antenna schemes including spatial multiplexing (SM), spatial diversity (SD), and beamforming (BF), and system-level analyses of variable gain/dynamic range, bandwidth/area/power trade-off, and interferers are presented.
Journal ArticleDOI

A Multiband Inductor-Reuse CMOS Low-Noise Amplifier

TL;DR: A new multiband, multistandard CMOS low-noise amplifier (LNA) that reuses inductors for different frequency bands to minimize chip area is presented.
Journal ArticleDOI

Code-modulated path-sharing multi-antenna receivers: theory and analysis

TL;DR: Analysis and simulation results indicate that by properly selecting non-orthogonal code sets, the spreading factor, and therefore, the overall analog signal bandwidth is reduced while incurring minimal performance degradation.
Patent

Multi-band, inductor re-use low noise amplifier

TL;DR: In this paper, a multi-band LNAs that reuse inductors for different frequency bands to minimize chip area is described. But the reuse of inductors results in a more efficient use of chip area.