THE DESIGN AND ANALYSIS OF EXPERIMENTS. By Oscar Kempthorne. New York, John Wiley and Sons, Inc., 1952. 631 pp. $8.50. This book by a teacher of statistics (as well as a consultant for \"experimenters\") is a comprehensive study of the philosophical background for the statistical design of experiment. It is necessary to have some facility with algebraic notation and manipulation to be able to use the volume intelligently. The problems are presented from the theoretical point of view, without such practical examples as would be helpful for those not acquainted with mathematics. The mathematical justification for the techniques is given. As a somewhat advanced treatment of the design and analysis of experiments, this volume will be interesting and helpful for many who approach statistics theoretically as well as practically. With emphasis on the \"why,\" and with description given broadly, the author relates the subject matter to the general theory of statistics and to the general problem of experimental inference. MARGARET J. ROBERTSON

The Design and Analysis of Experiments

Neuromorphic computing has come to refer to a variety of brain-inspired computers, devices, and models that contrast the pervasive von Neumann computer architecture This biologically inspired approach has created highly connected synthetic neurons and synapses that can be used to model neuroscience theories as well as solve challenging machine learning problems The promise of the technology is to create a brain-like ability to learn and adapt, but the technical challenges are significant, starting with an accurate neuroscience model of how the brain works, to finding materials and engineering breakthroughs to build devices to support these models, to creating a programming framework so the systems can learn, to creating applications with brain-like capabilities In this work, we provide a comprehensive survey of the research and motivations for neuromorphic computing over its history We begin with a 35-year review of the motivations and drivers of neuromorphic computing, then look at the major research areas of the field, which we define as neuro-inspired models, algorithms and learning approaches, hardware and devices, supporting systems, and finally applications We conclude with a broad discussion on the major research topics that need to be addressed in the coming years to see the promise of neuromorphic computing fulfilled The goals of this work are to provide an exhaustive review of the research conducted in neuromorphic computing since the inception of the term, and to motivate further work by illuminating gaps in the field where new research is needed

A Survey of Neuromorphic Computing and Neural Networks in Hardware.

Fabrication of monolithic lattice-mismatched semiconductor heterostructures with limited area regions having upper portions substantially exhausted of threading dislocations, as well as fabrication of semiconductor devices based on such lattice-mismatched heterostructures.

Lattice-Mismatched Semiconductor Structures with Reduced Dislocation Defect Densities and Related Methods for Device Fabrication

Asynchronous Circuit Design

Defect-free germanium has been demonstrated in SiO2 trenches on silicon via Aspect Ratio Trapping, whereby defects arising from lattice mismatch are trapped by laterally confining sidewalls. Results were achieved through a combination of conventional photolithography, reactive ion etching of SiO2, and selective growth of Ge as thin as 450nm. Full trapping of dislocations originating at the Ge∕Si interface has been demonstrated for trenches up to 400nm wide without the additional formation of defects at the sidewalls. This approach shows great promise for the integration of Ge and/or III-V materials, sufficiently large for key device applications, onto silicon substrates.

Defect reduction of selective Ge epitaxy in trenches on Si(001) substrates using aspect ratio trapping

A pilot multidisciplinary engineering senior design project incorporating innovation and entrepreneurship was undertaken at SanJose State University in the 2010–2011 academic year. The influence of personality domains described by the Big-Five(extraversion, agreeableness, conscientiousness, emotional stability, and openness) on individual student performance, groupexperience, and attitudes towards multidisciplinarity, after the conclusion of the first semester of a two semester experience, areexplored in this paper.

/pdf/influence-of-personality-on-a-senior-project-combining-2y5qak7mk1.pdf

Influence of Personality on a Senior Project Combining Innovation and Entrepreneurship

Materials Science and Engineering straddles the fence between engineering and science. In order to produce more work-ready undergraduates, we offer a new interdisciplinary program to educate materials engineers with a particular emphasis on microelectronics-related manufacturing. The bachelor's level curriculum in Microelectronics Process Engineering (μProE) is interdisciplinary, drawing from materials, chemical, electrical and industrial engineering programs and tied together with courses, internships and projects which integrate thin film processing with manufacturing control methods. Our graduates are prepared for entry level engineering jobs that require knowledge and experience in microelectronics-type fabrication and statistics applications in manufacturing engineering. They also go on to graduate programs in materials science and engineering. The program objectives were defined using extensive input from industry and alumni. We market our program as part of workforce development for Silicon Valley and have won significant support from local industry as well as federal sources. We plan to offer a vertical slice of workforce development, from lower division engineering and community college activities to industry short courses. We also encourage all engineering majors to take electives in our program. All our course and program development efforts rely on clearly defined learning objectives.

Microelectronics Process Engineering: A Non-Traditional Approach to MS&E

A methodology is presented to evaluate the low power operation of a laterally diffused implanted MOS transistor. The transistor was fabricated in a standard 1.5 mum CMOS process by shifting the alignment between the p-well and the gate, resulting in an asymmetric channel doping and a lowly doped drift region. Fabrication was necessary to have detailed knowledge of the processing conditions and the resultant junction locations. Following the fabrication, devices were tested and shown to have improved performance as compared to standard CMOS transistors as a function of the heritage of the device.

Evaluation of a Double Implanted Diffused MOSFET for Analog Operation

The program assessment strategy of San Jose State University's new interdisciplinary curriculum in Microelectronics Process Engineering is described. Vertical integration of specific class and program learning objectives allows for a clear and efficient method to evaluate the continued growth and improvement of the program. The program assessment process relies on clearly defined and detailed program and course learning objectives that are linked vertically to ABET outcomes. In addition, we discuss briefly the structure of the program and the "hands-on" experience that we provide the students.

/pdf/course-assessment-of-the-microelectronics-process-mlqamans8c.pdf

Course Assessment of the Microelectronics Process Engineering Program at SJSU

Neurons cultured directly over open-gate field-effect transistors result in a hybrid device, the neuron-FET. Neuron-FET amplifier circuits reported in the literature employ the neuron-FET transducer as a current-mode device in conjunction with a transimpedance amplifier. In this configuration, the transducer does not provide any signal gain, and characterization of the transducer out of the amplification circuit is required. Furthermore, the circuit requires a complex biasing scheme that must be retuned to compensate for drift. Here we present an alternative strategy based on the design approach to optimize a single-stage common-source amplifier design. The design approach facilitates in circuit characterization of the neuron-FET and provides insight into approaches to improving the transistor process design for application as a neuron-FET transducer. Simulation data for a test case demonstrates optimization of the transistor design and significant increase in gain over a current mode implementation.

https://works.bepress.com/david_parent/3/download/

David W Parent

Papers

Influence of Personality on a Senior Project Combining Innovation and Entrepreneurship

Microelectronics Process Engineering: A Non-Traditional Approach to MS&E

Evaluation of a Double Implanted Diffused MOSFET for Analog Operation

Course Assessment of the Microelectronics Process Engineering Program at SJSU

Design Optimization of Transistors Used for Neural Recording