scispace - formally typeset
I

Iouliia Skliarova

Researcher at University of Aveiro

Publications -  156
Citations -  1169

Iouliia Skliarova is an academic researcher from University of Aveiro. The author has contributed to research in topics: Field-programmable gate array & Reconfigurable computing. The author has an hindex of 16, co-authored 151 publications receiving 1079 citations.

Papers
More filters
Proceedings ArticleDOI

Synthesis and Implementation of Hierarchical Finite State Machines with Implicit Modules

TL;DR: A hierarchical finite state machine (HFSM) with implicit modules, which inherits capabilities of existing models, requires a very simple stack memory, and permits optimization methods developed for conventional FSMs to be reused.
Proceedings ArticleDOI

Reconfigurable systems in engineering education: Best practices and future trends

TL;DR: The paper presents recent results in this area that are achieved within long-term collaboration of two Universities: University of Aveiro in Portugal and Tallinn University of Technology in Estonia.
Proceedings ArticleDOI

E-learning tools and remote reconfigurable systems for engineering education

TL;DR: An original approach proposed and successfully used in University of Aveiro is presented and effective learning methods and tools, which include laboratory templates, animated tutorials, education-oriented examples, a remotely reconfigurable prototyping system, and a virtual software/reconfigurable hardware co-simulation environment are proposed.
Proceedings ArticleDOI

Hardware accelerators for information retrieval and data mining

TL;DR: The proposed technique involves hierarchical merging in which software, responsible for solving the entire problem, is enhanced with highly parallel networks in hardware accelerators.
Proceedings ArticleDOI

Digital design: Best practices and future trends

TL;DR: A number of methods developed by the authors are presented and illustrated on examples from the scope of hierarchical design, logical synthesis, parallel networks for sorting/searching, combinatorial optimization, and hardware/software co-design.