Showing papers by "Jun Fan published in 2006"
••
TL;DR: In this article, the authors proposed a closed-form expression for the parasitics associated with the interconnects of the decoupling capacitors of a dc power distribution network.
Abstract: Investigation of a dc power delivery network, consisting of a multilayer PCB using area fills for power and return, involves the distributed behavior of the power/ground planes and the parasitics associated with the lumped components mounted on it Full-wave methods are often employed to study the power integrity problem While full-wave methods can be accurate, they are time and memory consuming The cavity model of a rectangular structure has previously been employed to efficiently analyze the simultaneous switching noise (SSN) in the power distribution network However, a large number of modes in the cavity model are needed to accurately simulate the impedance associated with the vias, leading to computational inefficiency A fast approach is detailed herein to accelerate calculation of the summation associated with the higher-order modes Closed-form expressions for the parasitics associated with the interconnects of the decoupling capacitors are also introduced Combining the fast calculation of the cavity models of regularly shaped planar circuits, a segmentation method, and closed-form expressions for the parasitics, an efficient approach is proposed herein to analyze an arbitrary shaped power distribution network While it may take many hours for a full-wave method to do a single simulation, the proposed method can generally perform the simulation with good accuracy in several minutes Another advantage of the proposed method is that a SPICE equivalent circuit of the power distribution network can be derived This allows both frequency and transient responses to be done with SPICE simulation
113 citations
•
28 Nov 2006TL;DR: A printed circuit board has at least two electrically conductive portions that are electrically isolated from each other and connect electrically to separate conductive traces as mentioned in this paper, and a thru-hole via formed in one or more of the layers.
Abstract: A printed circuit board has one or more layers on which electrically conductive traces reside. The printed circuit board also includes a thru-hole via formed in one or more of the layers. The thru-hole via includes at least two electrically conductive portions that are electrically isolated from each other, where the electrically conductive portions connect electrically to separate conductive traces.
6 citations