scispace - formally typeset
K

Khai D. T. Ngo

Researcher at Virginia Tech

Publications -  329
Citations -  7607

Khai D. T. Ngo is an academic researcher from Virginia Tech. The author has contributed to research in topics: Inductor & Power module. The author has an hindex of 38, co-authored 315 publications receiving 6526 citations. Previous affiliations of Khai D. T. Ngo include University of Florida & Toyota Motor Engineering & Manufacturing North America.

Papers
More filters

Steady-State Analysis of Series-Resonator Buck Converter

TL;DR: In this article , a series-resonator buck (SRB) converter is realized by adding a resonant tank in series with the series-capacitor Cs, which doubles the duty ratio and equalizes the current between two phases.
Proceedings ArticleDOI

Effect of height on power density in high-frequency transformers

TL;DR: In this article, the effect of height on power density was examined for the practical ranges of power, frequency, loss, and volt-per-turn, and it was found that the curves of power density versus height exhibit a peak, on the order of 1000 W/in/sup 3/ in several cases, at a critical height between.25 to.3 in.
Proceedings ArticleDOI

Packaging of an 8-kV Silicon Carbide Diode Module with Double-Side Cooling and Sintered-Silver Joints

TL;DR: In this article, double-side cooling and sintered-silver bonding were used for the packaging of an 8-kV SiC diode rectifier module to improve the module heat dissipation and offer more flexibility to its insulation design.
Journal ArticleDOI

Megahertz transformers for high density power conversion

TL;DR: In this article, the elimination of external connections between the winding layers by incorporating the interconnections as an integral part of the winding design is described, which results in Z-folded winding structures that can be ultimately interleaved to achieve high copper density, low copper loss, and very low leakage inductance.
Proceedings ArticleDOI

SU-8 enhanced high power density MEMS inductors

TL;DR: In this article, a CMOS-compatible process that is capable of fabricating on-chip inductors with low DC resistance and high power density is developed, and a unique silicon molding technique is used to obtain thick electroplating layers for cores and windings SU-8 is used as the isolation material between windings and cores.