M
Mayu Aoki
Researcher at Hitachi
Publications - 133
Citations - 2081
Mayu Aoki is an academic researcher from Hitachi. The author has contributed to research in topics: Laser & Dram. The author has an hindex of 25, co-authored 133 publications receiving 2045 citations.
Papers
More filters
Journal ArticleDOI
Sub-1-V swing internal bus architecture for future low-power ULSIs
TL;DR: In this paper, the authors proposed a bus architecture for reducing the operating power of future ULSIs, which uses new types of bus driver circuits and bus receiver circuits to reduce the bus signal swing while maintaining a low standby current.
Journal ArticleDOI
Operation of bulk CMOS devices at very low temperatures
TL;DR: In this article, a low-temperature (77K, 4.2K) operation is proposed for bulk CMOS devices to be used in superfast VLSI applications.
Journal ArticleDOI
40-Gb/s Direct Modulation With High Extinction Ratio Operation of 1.3- $\mu$ m InGaAlAs Multiquantum Well Ridge Waveguide Distributed Feedback Lasers
Kouji Nakahara,Tomonobu Tsuchiya,Takeshi Kitatani,Kazunori Shinoda,Takafumi Taniguchi,Takeshi Kikawa,Mayu Aoki,M. Mukaikubo +7 more
TL;DR: In this paper, a 1.3mum InGaAlAs distributed feedback ridge waveguide laser is experimentally demonstrated for direct modulation at 40 Gb/s with high bandwidth of 29 GHz and high extinction ratio of 5 dB.
Journal ArticleDOI
Subthreshold current reduction for decoded-driver by self-reverse biasing (DRAMs)
TL;DR: In this paper, the authors presented an analytical expression for sub-threshold current reduction in a decoded-driver by self-reverse biasing, which is inherently required for low-voltage, low-power, high-speed DRAM's for portable equipment.
Journal ArticleDOI
The impact of data-line interference noise on DRAM scaling
Y. Nakagome,Mayu Aoki,Shinichi Ikenaga,Masashi Horiguchi,Shinichiro Kimura,Yoshifumi Kawamoto,K. Itoh +6 more
TL;DR: It is found that the interference noise plays a dominant role in determining the operating margin of the DRAM and that a novel process or a cell array architecture for minimizing the interferencenovelity is indispensable in 16-MbDRAM and beyond.