P
Peter Schvan
Researcher at Ciena
Publications - 44
Citations - 2040
Peter Schvan is an academic researcher from Ciena. The author has contributed to research in topics: CMOS & BiCMOS. The author has an hindex of 19, co-authored 42 publications receiving 1912 citations. Previous affiliations of Peter Schvan include Nortel.
Papers
More filters
Journal ArticleDOI
Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio
TL;DR: Sixty-gigahertz power (PA) and low-noise (LNA) amplifiers have been implemented, based on algorithmic design methodologies for mm-wave CMOS amplifiers, in a 90-nm RF-CMOS process with thick 9-metal-layer Cu backend and transistor fT/fMAX of 120 GHz/200 GHz.
Journal ArticleDOI
A scalable high-frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design
Sorin P. Voinigescu,M.C. Maliepaard,J.L. Showell,G.E. Babcock,D. Marchesan,Michael Schroter,Peter Schvan,David L. Harame +7 more
TL;DR: In this article, analytical HF noise parameter equations for bipolar transistors are presented and experimentally tested on high-speed Si and SiGe technologies and a technique for extracting the complete set of transistor noise parameters from Y parameter measurements only is developed and verified.
Proceedings ArticleDOI
A 24GS/s 6b ADC in 90nm CMOS
Peter Schvan,J. Bach,C. Fait,P. Flemke,Robert Gibbins,Yuriy M. Greshishchev,Naim Ben-Hamida,Daniel Pollex,John Sitch,Shing-Chi Wang,J. Wolczanski +10 more
TL;DR: This paper presents a 24 GS/s 6 b ADC in 90 nm CMOS with the highest ENOB up to 12 GHz input frequency and lowest power consumption of 1.2 W compared to ADCs with similar performance.
Proceedings ArticleDOI
A scalable high frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design
TL;DR: In this paper, a fully scalable, analytical HF noise parameter equations for bipolar transistors are presented and experimentally tested on high speed Si and SiGe technologies, and a technique for extracting the complete set of transistor noise parameters from Y parameter measurements only is developed and verified.
Proceedings ArticleDOI
A 40GS/s 6b ADC in 65nm CMOS
Yuriy M. Greshishchev,Jeorge Aguirre,Marinette Besson,Robert Gibbins,Chris Falt,Philip Flemke,Naim Ben-Hamida,Daniel Pollex,Peter Schvan,Shing-Chi Wang +9 more
TL;DR: This paper presents, to the knowledge for the first time, a 6b ADC operating up to 40Gs/s with power dissipation ≪ 1.5W, that includes on-chip test signal synthesizer that generates a gigahertz range sinusoidal signal to simplify production testing.