S
Suhaib A. Fahmy
Researcher at King Abdullah University of Science and Technology
Publications - 133
Citations - 2775
Suhaib A. Fahmy is an academic researcher from King Abdullah University of Science and Technology. The author has contributed to research in topics: Field-programmable gate array & Control reconfiguration. The author has an hindex of 27, co-authored 125 publications receiving 2387 citations. Previous affiliations of Suhaib A. Fahmy include Nanyang Technological University & Trinity College, Dublin.
Papers
More filters
Proceedings ArticleDOI
Virtualized FPGA Accelerators for Efficient Cloud Computing
TL;DR: A framework that integrates reconfigurable accelerators in a standard server with virtualised resource management and communication is discussed and a case study is presented that quantifies the efficiency benefits and break-even point for integrating FPGAs in the cloud.
Journal ArticleDOI
Iris: an architecture for cognitive radio networking testbeds
Paul D. Sutton,Jorg Lotze,Hicham Lahlou,Suhaib A. Fahmy,Keith Nolan,Baris Ozgul,Thomas W. Rondeau,Juanjo Noguera,Linda Doyle +8 more
TL;DR: An overview of Iris is provided, presenting the unique features of the architecture and illustrating how it can be used to develop a cognitive radio testbed.
Journal ArticleDOI
FPGA Dynamic and Partial Reconfiguration: A Survey of Architectures, Methods, and Applications
Kizheppatt Vipin,Suhaib A. Fahmy +1 more
TL;DR: This work reviews FPGA reconfiguration, looking at architectures built for the purpose, and the properties of modern commercial architectures, and investigates design flows and identifies the key challenges in making reconfigurable FPGAs systems easier to design.
Journal ArticleDOI
ZyCAP : efficient partial reconfiguration management on the Xilinx Zynq
Kizheppatt Vipin,Suhaib A. Fahmy +1 more
TL;DR: ZyCAP combines high-throughput configuration with a high-level software interface that frees the processor from detailed PR management, making PR on the Zynq easy and efficient.
Proceedings ArticleDOI
Novel FPGA-based implementation of median and weighted median filters for image processing
TL;DR: An efficient hardware implementation of a median filter is presented, which offers a realisable way of efficiently implementing large-windowed median filtering, as required by transforms such as the Trace Transform.