FPGA Dynamic and Partial Reconfiguration: A Survey of Architectures, Methods, and Applications
Kizheppatt Vipin,Suhaib A. Fahmy +1 more
Reads0
Chats0
TLDR
This work reviews FPGA reconfiguration, looking at architectures built for the purpose, and the properties of modern commercial architectures, and investigates design flows and identifies the key challenges in making reconfigurable FPGAs systems easier to design.Abstract:
Dynamic and partial reconfiguration are key differentiating capabilities of field programmable gate arrays (FPGAs). While they have been studied extensively in academic literature, they find limited use in deployed systems. We review FPGA reconfiguration, looking at architectures built for the purpose, and the properties of modern commercial architectures. We then investigate design flows and identify the key challenges in making reconfigurable FPGA systems easier to design. Finally, we look at applications where reconfiguration has found use, as well as proposing new areas where this capability places FPGAs in a unique position for adoption.read more
Citations
More filters
Proceedings Article
DPGA Utilization and Application
TL;DR: In this paper, the authors examine several usage patterns for DPGAs including temporal pipelining, utility functions, multiple function accommodation, and state-dependent logic, and offer insight into the application and technology space where DPGA-style reuse techniques are most beneficial.
Posted Content
A Survey of FPGA-Based Robotic Computing
Zishen Wan,Bo Yu,Thomas Yuang Li,Jie Tang,Yuhao Zhu,Yu Wang,Arijit Raychowdhury,Shaoshan Liu +7 more
TL;DR: An overview of previous work on FPGA-based robotic accelerators covering different stages of the robotic system pipeline is given and an analysis of software and hardware optimization techniques and main technical issues is presented to serve as a guide for future work.
Journal ArticleDOI
PR-TCAM: Efficient TCAM Emulation on Xilinx FPGAs Using Partial Reconfiguration
TL;DR: The proposed scheme is based on the use of lookup tables (LUTs) and partial reconfiguration to achieve a more effective use of the FPGA resources while supporting the addition and removal of rules.
Proceedings ArticleDOI
PURR: a primitive for reconfigurable fast reroute: hope for the best and program for the worst
Marco Chiesa,Roshan Sedar,Gianni Antichi,Michael Borokhovich,Andrzej Kamisinski,Georgios Nikolaidis,Stefan Schmid +6 more
TL;DR: An FRR primitive for programmable data planes, PURR, which provides low failover latency and high switch throughput, by avoiding packet recirculation, and is well-suited for high-speed match-action forwarding architectures.
Proceedings ArticleDOI
Transmuter: Bridging the Efficiency Gap using Memory and Dataflow Reconfiguration
Subhankar Pal,Siying Feng,Dong-Hyeon Park,Sung Kim,Aporva Amarnath,Chi-Sheng Yang,Xin He,Jonathan Beaumont,Kyle May,Yan Xiong,Kuba Kaszyk,John Magnus Morton,Jiawen Sun,Michael O'Boyle,Murray Cole,Chaitali Chakrabarti,David Blaauw,Hun-Seok Kim,Trevor Mudge,Ronald G. Dreslinski +19 more
TL;DR: A flexible accelerator called Transmuter is presented, in a novel effort to bridge the gap between General-Purpose Processors (GPPs) and Application-Specific Integrated Circuits (ASICs), which addresses a rapidly growing set of algorithms exhibiting dynamic data movement patterns, irregularity, and sparsity, while delivering GPU-like efficiencies for traditional dense applications.
References
More filters
Journal ArticleDOI
Reconfigurable computing: a survey of systems and software
Katherine Compton,Scott Hauck +1 more
TL;DR: The hardware aspects of reconfigurable computing machines, from single chip architectures to multi-chip systems, including internal structures and external coupling are explored, and the software that targets these machines is focused on.
Proceedings ArticleDOI
Garp: a MIPS processor with a reconfigurable coprocessor
Jay Hauser,John Wawrzynek +1 more
TL;DR: Novel aspects of the Garp Architecture are presented, as well as a prototype software environment and preliminary performance results, which suggest that a Garp of similar technology could achieve speedups ranging from a factor of 2 to as high as a factors of 24 for some useful applications.
Journal ArticleDOI
A reconfigurable fabric for accelerating large-scale datacenter services
Andrew Putnam,Adrian M. Caulfield,Eric S. Chung,Derek Chiou,Kypros Constantinides,John Demme,Hadi Esmaeilzadeh,Jeremy Fowers,Gopi Prashanth Gopal,Jan Gray,Michael Haselman,Scott Hauck,Stephen F. Heil,Amir Hormati,Joo-Young Kim,Sitaram Lanka,James R. Larus,Eric C. Peterson,Simon Pope,Aaron L. Smith,Jason Thong,Phillip Yi Xiao,Doug Burger +22 more
TL;DR: The authors deployed the reconfigurable fabric in a bed of 1,632 servers and FPGAs in a production datacenter and successfully used it to accelerate the ranking portion of the Bing Web search engine by nearly a factor of two.
Proceedings ArticleDOI
A time-multiplexed FPGA
TL;DR: The architecture of a time-multiplexed FPGA is described, which includes extensions for dealing with state saving and forwarding and for increased routing demand due to time- multiplexing the hardware.
Journal ArticleDOI
Reconfigurable computing: architectures and design methods
Tim Todman,George A. Constantinides,Steven J. E. Wilton,Oskar Mencer,Wayne Luk,Peter Y. K. Cheung +5 more
TL;DR: It is shown that reconfigurable computing designs are capable of achieving up to 500 times speedup and 70% energy savings over microprocessor implementations for specific applications.
Related Papers (5)
ZyCAP : efficient partial reconfiguration management on the Xilinx Zynq
Kizheppatt Vipin,Suhaib A. Fahmy +1 more