T
Thomas Roewer
Researcher at IBM
Publications - 4
Citations - 154
Thomas Roewer is an academic researcher from IBM. The author has contributed to research in topics: Multi-channel memory architecture & Memory controller. The author has an hindex of 4, co-authored 4 publications receiving 132 citations.
Papers
More filters
Proceedings ArticleDOI
A cycle-accurate, cycle-reproducible multi-FPGA system for accelerating multi-core processor simulation
Sameh W. Asaad,Ralph Bellofatto,Bernard Brezzo,C. Haymes,Mohit Kapur,Benjamin D. Parker,Thomas Roewer,Proshanta Saha,Todd E. Takken,Jose A. Tierno +9 more
TL;DR: A cycle-accurate and cycle-reproducible large-scale FPGA platform designed from the ground up to accelerate logic verification of the Bluegene/Q compute node ASIC, a multi-processor SOC implemented in IBM's 45 nm SOI CMOS technology.
Proceedings ArticleDOI
Application-transparent near-memory processing architecture with memory channel network
Mohammad Alian,Seungwon Min,Hadi Asghari-Moghaddam,Ashutosh Dhar,Dong Kai Wang,Thomas Roewer,Adam J. McPadden,Oliver O'Halloran,Deming Chen,Jinjun Xiong,Daehoon Kim,Wen-mei W. Hwu,Nam Sung Kim +12 more
TL;DR: Memory Channel Network can serve as an application-transparent framework which can seamlessly unify near-memory processing within a server and distributed computing across such servers for data-intensive applications.
Proceedings ArticleDOI
Contutto: a novel FPGA-based prototyping platform enabling innovation in the memory subsystem of a server class processor
Bharat Sukhwani,Thomas Roewer,Charles Louis Haymes,Kyu-hyoun Kim,Adam J. McPadden,Daniel M. Dreps,Dean Sanner,Jan van Lunteren,Sameh W. Asaad +8 more
TL;DR: ConTutto is the first ever FPGA platform on the memory bus of a server class processor, providing a means for in-line acceleration of certain computations on-route to memory, and enables sensitivity analysis for memory latency while running real applications.
Patent
METHOD AND INFRASTRUCTURE FOR CYCLE-REPRODUCIBLE SIMULATION ON LARGE SCALE DIGITAL CIRCUITS ON A COORDINATED SET OF FIELD-PROGRAMMABLE GATE ARRAYS (FPGAs)
Sameh W. Asaad,Ralph Bellofatto,Bernard Brezzo,Charles Louis Haymes,Mohit Kapur,Benjamin D. Parker,Thomas Roewer,Jose A. Tierno +7 more
TL;DR: In this paper, a balanced reset distribution network is coupled to the control module and configured to distribute a reset signal to the plurality of target field programmable gate arrays to maintain cycle-accurate and cycle-reproducible execution of the target system.