T
Tsz-Mei Kwok
Researcher at TSMC
Publications - 31
Citations - 1100
Tsz-Mei Kwok is an academic researcher from TSMC. The author has contributed to research in topics: Integrated circuit & Germanium. The author has an hindex of 13, co-authored 31 publications receiving 1095 citations.
Papers
More filters
Patent
Method of fabricating a FinFET device
TL;DR: In this article, a method for fabricating a FinFET device and method for fabding a fin-structured semiconductor device is described. But the method is limited to the case of a single-input single-output (SIMO) device.
Patent
Controlling the shape of source/drain regions in FinFETs
TL;DR: In this paper, an integrated circuit structure includes a fin field effect transistor (FinFET) including a semiconductor fin over and adjacent to insulation regions; and a source/drain region over the insulation regions.
Proceedings ArticleDOI
High performance 22/20nm FinFET CMOS devices with advanced high-K/metal gate scheme
C. C. Wu,Derek Lin,A. Keshavarzi,C.H. Huang,C.T. Chan,Tseng Chien-Hsien,Chun Chen,Hsieh Ching-Hua,King-Yuen Wong,M.L. Cheng,T.H. Li,Y.C. Lin,L.Y. Yang,C. P. Lin,Chuan-Ping Hou,H. C. Lin,J.L. Yang,K. F. Yu,Ming-Jer Chen,T.H. Hsieh,Y. C. Peng,Chou Chun-Hao,Lee Chia-Fu,Chien-Chao Huang,Chih-Yuan Lu,F.K. Yang,Huan-Neng Chen,L.W. Weng,P.C. Yen,Wang Shiang-Bau,Stock Chang,S.W. Chuang,T.C. Gan,Tzong-Lin Wu,Tsung-Lin Lee,W.S. Huang,Yi-Chun Huang,Y.W. Tseng,C.M. Wu,Eric Ou-Yang,K.Y. Hsu,L.T. Lin,S.B. Wang,Tsz-Mei Kwok,Chien-Chang Su,C.H. Tsai,Ming-Jie Huang,Huan-Just Lin,A.S. Chang,S.H. Liao,Li-Shiun Chen,J.H. Chen,P.S. Lim,X.F. Yu,S.Y. Ku,Yung-Huei Lee,P.C. Hsieh,Po-Kang Wang,Yuan-Hung Chiu,S.S. Lin,Hun-Jan Tao,M. Cao,Yuh-Jier Mii +62 more
TL;DR: In this article, a 22/20nm CMOS bulk FinFET with dual workfunction (WF) with an advanced High-K/Metal gate (HK/MG) stack is deployed in an integration-friendly CMOS process flow.
Patent
Epitaxy profile engineering for FinFETs
TL;DR: In this paper, a method of forming an integrated circuit structure includes providing a wafer including a substrate and a semiconductor fin at a major surface of the substrate, and performing a deposition step to epitaxially grow an epitaxy layer on a top surface and sidewalls of the semiconductor Fin.
Patent
Method of manufacturing strained source/drain structures
TL;DR: In this article, an integrated circuit device and method for manufacturing the integrated circuit devices is disclosed, and the disclosed method provides a processing for forming improved lightly doped source/drain features and source/drain features in the semiconductor device.