V
Vivek Chickermane
Researcher at Cadence Design Systems
Publications - 58
Citations - 711
Vivek Chickermane is an academic researcher from Cadence Design Systems. The author has contributed to research in topics: Automatic test pattern generation & Test compression. The author has an hindex of 15, co-authored 57 publications receiving 672 citations.
Papers
More filters
Proceedings ArticleDOI
Channel masking synthesis for efficient on-chip test compression
TL;DR: This work describes a simple but cost-effective solution called channel masking that masks the X-states and allows test compression methods to be widely deployed on a variety of designs.
Patent
Method and mechanism for implementing electronic designs having power information specifications background
Qi Wang,Ankur Gupta,Pinhong Chen,Christina Chu,Manish Pandey,Huan-Chih Tsai,Sandeep Bhatia,Yonghao Chen,Steven Sharp,Vivek Chickermane,Patrick Gallagher +10 more
TL;DR: In this article, a method of adding power control circuitry to a circuit design at each RTL and a netlist level comprising demarcating multiple power domains within the circuit design, specifying multiple power modes each power mode corresponding to a different combination of on/off states of the multiple demarcated power domains, and defining isolation behavior relative to respective power domains is presented.
Proceedings ArticleDOI
DfT architecture and ATPG for Interconnect tests of JEDEC Wide-I/O memory-on-logic die stacks
Sergej Deutsch,Brion Keller,Vivek Chickermane,Subhasish Mukherjee,Navdeep Sood,Sandeep Kumar Goel,Ji-Jan Chen,Ashok B. Mehta,Frank Lee,Erik Jan Marinissen +9 more
TL;DR: This paper leverage and extend the 3D DfT wrapper for logic dies, such that, in conjunction with the boundary scan features in the Wide-I/O DRAM(s) stacked on top of it, testing the logic-memory interconnects is enabled.
Proceedings ArticleDOI
Test and debug strategy for TSMC CoWoS™ stacking process based heterogeneous 3D IC: A silicon case study
Sandeep Kumar Goel,Saman M. I. Adham,Min-Jer Wang,Ji-Jan Chen,Tze-Chiang Huang,Ashok B. Mehta,Frank Lee,Vivek Chickermane,Brion Keller,Thomas Valind,Subhasish Mukherjee,Navdeep Sood,Jeongho Cho,Hayden Hyungdong Lee,Jungi Choi,Sangdoo Kim +15 more
TL;DR: The test and debug strategy used in designing a CoWoS™ based stacked IC is described and Silicon results show that most of the test challenges can be solved efficiently if planned properly; and 3D ICs are reality and not a fiction anymore.
Proceedings ArticleDOI
Capture power reduction using clock gating aware test generation
TL;DR: By taking advantage of the existing clock gating circuitry and selectively holding the value of some scan flip-flops, switching activity during the capture cycles of a test can be reduced.