scispace - formally typeset
Journal ArticleDOI

Addressing, routing, and broadcasting in hexagonal mesh multiprocessors

Reads0
Chats0
TLDR
An elegant, distributed routing scheme is developed for wrapped H-meshes so that each node in an H-mesh can compute shortest paths from itself to any other node with a straightforward algorithm of O(1) using the addresses of the source-destination pair only, independent of the network's size.
Abstract
A family of six-regular graphs, called hexagonal meshes or H-meshes, is considered as a multiprocessor interconnection network. Processing nodes on the periphery of an H-mesh are first wrapped around to achieve regularity and homogeneity. The diameter of a wrapped H-mesh is shown to be of O(p/sup 1/2/), where p is the number of nodes in the H-mesh. An elegant, distributed routing scheme is developed for wrapped H-meshes so that each node in an H-mesh can compute shortest paths from itself to any other node with a straightforward algorithm of O(1) using the addresses of the source-destination pair only, i.e. independent of the network's size. This is in sharp contrast with those previously known algorithms that rely on using routing tables. Furthermore, the authors also develop an efficient point-to-point broadcasting algorithm for the H-meshes which is proved to be optimal in the number of required communication steps. The wrapped H-meshes are compared against some other existing multiprocessor interconnection networks, such as hypercubes, trees, and square meshes. The comparison reinforces the attractiveness of the H-mesh architecture. >

read more

Citations
More filters
Journal ArticleDOI

Real-time computing: a new discipline of computer science and engineering

TL;DR: This paper introduces basic concepts and identifies key issues in the design of real-time systems and solutions proposed in literature for tackling these issues are briefly discussed.
Proceedings ArticleDOI

SpiNNaker: Mapping neural networks onto a massively-parallel chip multiprocessor

TL;DR: The methods by which neural networks are mapped onto the system, and how features designed into the chip are to be exploited in practice are described to ensure that, when the chip is delivered, it will work as anticipated.
Journal ArticleDOI

Honeycomb networks: Topological properties and communication algorithms

TL;DR: The honeycomb mesh, based on hexagonal plane tessellation, is considered as a multiprocessor interconnection network and honeycomb networks with rhombus and rectangle as the bounding polygons are considered.
Journal ArticleDOI

On the ability of establishing real-time channels in point-to-point packet-switched networks

TL;DR: The goal of this paper is to lay a mathematical basis for the problem of establishing real-time channels by deriving a necessary and sufficient condition for the schedulability of a set of channels over a link, and developing an efficient method for calculating the minimum delay bound over a links for each channel.
Journal ArticleDOI

Real-time communication in multihop networks

TL;DR: A scheme for providing predictable interprocess communication in real-time systems with (partially connected) point-to-point interconnection networks, which provides guarantees on the maximum delivery time for messages.
References
More filters
Book

Graph theory

Frank Harary
Book

The Connection Machine

TL;DR: The Connection Machine describes a fundamentally different kind of computer that Daniel Hillis and others are now developing to perform tasks that no conventional, sequential machine can solve in a reasonable time.
Journal ArticleDOI

The cosmic cube

TL;DR: Cosmic Cube as discussed by the authors is a hardware simulation of a future VLSI implementation that will consist of single-chip nodes, which offers high degrees of concurrency in applications and suggests that future machines with thousands of nodes are both feasible and attractive.
Journal ArticleDOI

A Survey of Interconnection Networks

TL;DR: Various network topologies and switching strategies are covered here, including interconnection networks for communication among processors and memory modules.
Journal ArticleDOI

On a Class of Multistage Interconnection Networks

TL;DR: A baseline network and a configuration concept are introduced to evaluate relationships among some proposed multistage interconnection networks and it is proven that the data manipulator, flip network, omega network, indirect binary n-cube network, and regular SW banyan network are topologically equivalent.
Related Papers (5)