scispace - formally typeset
Patent

Die paddle enhancement for exposed pad in semiconductor packaging

Reads0
Chats0
TLDR
In this paper, a new design for the die-paddle that is used as part of a package for packaging semiconductor devices is presented, which creates a space between the ground ring of the diepaddle and the surface over which the ground paddle is mounted.
Abstract
A new design is provided for the die-paddle that is used as part of a package for packaging semiconductor devices. The new design of the invention creates a space between the ground ring of the die-paddle and the surface over which the ground paddle is mounted. The new design further comprises an S-shaped segment between the ground ring and the center of the die-paddle, the S-shaped segment provides stress relieve between the ground ring and the center of the die-paddle.

read more

Citations
More filters
Patent

Flexible contactless wire bonding structure and methodology for semiconductor device

TL;DR: In this paper, the conductive layer may be an aluminized layer on which is formed a thin layer a solderable material, such as tin, and a solder is deposited on the tin layer, enmeshing the wires.
Patent

Lead-frame method and assembly for interconnecting circuits within a circuit module

TL;DR: In this article, a lead-frame method and assembly for interconnecting circuits within a circuit module allows a circuit modules to be fabricated without a circuit board substrate, and the die interconnects are wire-bonded to interconnect points on the leadframe assembly.
Patent

Semiconductor package and method therefor

TL;DR: In this paper, the conductive bump is attached to the lead such that a portion of the bump extends to at least partially surround a side surface of the lead, and a molding compound resin encapsulates the electronic chip, the conductively bump, and at least a small portion of lead.
Patent

Semiconductor device with increased I/O leadframe including passive device

TL;DR: In this article, the authors provided multiple embodiment of a semiconductor package, each embodiment including a uniquely configured leadframe sized and configured to maximize the available number of exposed leads in the semiconductor packages.
Patent

Semiconductor device including leadframe with downsets

TL;DR: In this paper, a planar die paddle or die pad that defines multiple peripheral edge segments, and includes one or more tie bars protruding therefrom, is described. And the die pad, the leads, and the semiconductor die are encapsulated by the package body.
References
More filters
Patent

Thermally and electrically enhanced PBGA package

TL;DR: In this article, the die and the substrate are interconnected by means of signal transferring means. And the die is attached to the substrate by a die paddle and a power ring is formed around the die paddle on the surface of the substrate.
Patent

Plastic encapsulated semiconductor device and method of manufacturing the same

TL;DR: In this paper, a plastic encapsulated semiconductor device consisting of a die pad, die pad support pins, a semiconductor chip mounted on the die pad and thin metal wires for connecting the electrode of the semiconductor chips to leads, while the respective bottom faces of the leads forming terminal portions are exposed.
Patent

Single layer leadframe design with groundplane capability

TL;DR: In this article, a semiconductor chip having a plurality of signal sites and ground sites is positioned on the semiconductor chips support of the leadframe, and each of the signal leads is electrically isolated from each other and from the common ground portion of leadframe.
Patent

Methods of making thin integrated circuit device packages with improved thermal performance and substrates for making the packages

TL;DR: In this article, the authors describe a method of making a substrate for making integrated circuit device packages and substrates for making the packages, which is based on an unpatterned sheet of polyimide material having a first surface and an opposite second surface.