Open AccessProceedings Article
FPGA-based software profiler for Hardware/Software co-design
Elsayed M. Saad,Medhat Awadalla,Kareem Ezz El-Deen +2 more
- pp 1-8
Reads0
Chats0
TLDR
A software profiler is proposed called AddressTracer, an adaptation of a non-intrusive, real time profiler called SnoopP that is accurately able to evaluate the performance matrices of any specific software function.Abstract:
Embedded systems are a mixture of software running on a microprocessor and application-specific hardware. Hardware/Software co-design requires an appropriate profiler to detect the functions that contribute to a large percentage of program execution. Software based profiling tools, such as the well-known GNU gprof profiler, integrates an extra code with the software program to be profiled causing a significant performance overhead. To address this issue, this paper proposes a software profiler called AddressTracer. This profiler is an adaptation of a non-intrusive, real time profiler called SnoopP. The AddressTracer is accurately able to evaluate the performance matrices of any specific software function. A software benchmark, Secure Hash Algorithm (SHA), is profiled using AddressTracer and other software profiling tools, Airwolf, and GNU software profiling tool (gprof), for a quantitative comparison and their performance overhead are studied. The achieved results show that AddressTracer provides accurate profiling results with no performance overhead. Airwolf causes a very low remarkable performance overhead compared with that incurred by gprof.read more
Citations
More filters
Journal ArticleDOI
A Survey of Embedded Software Profiling Methodologies
Rajendra Patel,Arvind Rajwat +1 more
TL;DR: This paper proposes a classification for currently available Embedded Software Profiling Tools, and presents different academic and industrial approaches in this context.
Patent
Methods and apparatus for detecting software inteference
TL;DR: In this paper, the authors present an apparatus for detecting software interference and the method of operating thereof, where a processor and a shared resource form a computing shell to execute a first, functional safety critical application and at least one second application in time-shared operation.
Proceedings ArticleDOI
HW/SW Co-design Architecture for Evolutionary Robotics
TL;DR: The main goal is to implement a new hardware-software co-design architecture for this genetic algorithm with better execution time than algorithms implemented in software (using general purpose hardware solutions).
Proceedings ArticleDOI
A Profile-Based Method for Hardware/Software Co-design Applied in Evolutionary Robotics Using Reconfigurable Computing
TL;DR: A profile-based approach is proposed and applied in an evolutionary algorithm with some characteristics that allow its use on embedded systems: the micro-GA to improve the execution time compared to other software algorithms obtaining also an acceptable design time.
Proceedings ArticleDOI
A Dataflow Framework for DSP Algorithm Refinement
TL;DR: A framework that will help to develop a methodology that facilitates the derivation of analytical dataflow models for quantifying the underlying algorithm's memory complexity, related timing considerations, and verification of the correctness of the video compression algorithm is proposed.
References
More filters
Proceedings ArticleDOI
MiBench: A free, commercially representative embedded benchmark suite
Matthew R. Guthaus,Jeff Ringenberg,Daniel J. Ernst,Todd Austin,Trevor Mudge,Richard B. Brown +5 more
TL;DR: A new version of SimpleScalar that has been adapted to the ARM instruction set is used to characterize the performance of the benchmarks using configurations similar to current and next generation embedded processors.
Journal ArticleDOI
Reconfigurable computing: a survey of systems and software
Katherine Compton,Scott Hauck +1 more
TL;DR: The hardware aspects of reconfigurable computing machines, from single chip architectures to multi-chip systems, including internal structures and external coupling are explored, and the software that targets these machines is focused on.
Journal ArticleDOI
Hardware-software cosynthesis for microcontrollers
TL;DR: The authors present a software-oriented approach to hardware-software partitioning which avoids restrictions on the software semantics as well as an iterative partitioning process based on hardware extraction controlled by a cost function.
Journal ArticleDOI
Hardware-software cosynthesis for digital systems
Rajesh Gupta,G. De Micheli +1 more
TL;DR: The authors demonstrate the feasibility of synthesizing heterogeneous systems by using timing constraints to delegate tasks between hardware and software so that performance requirements can be met.
Journal ArticleDOI
A decade of hardware/software codesign
TL;DR: The term hardware/software codesign, coined about 10 years ago, describes a confluence of problems in integrated circuit design that tells us about the performance and energy consumption of single CPUs and multiprocessors.
Related Papers (5)
A Decompilation Approach to Partitioning Software for Microprocessor/FPGA Platforms
Greg Stitt,Frank Vahid +1 more