scispace - formally typeset
Patent

Integrated circuit capacitor

Reads0
Chats0
TLDR
The use of different materials for different conductive films forming plates or electrodes of one or more capacitors formed in a trench in a body of semiconductor materials allow connections to be made selectively to the plates.
Abstract
Use of different materials for different conductive films forming plates or electrodes of one or more capacitors formed in a trench in a body of semiconductor materials allow connections to be made selectively to the plates. The films may be undercut by different etchants at respective connection apertures to avoid formation of connections or connections made by doped polysilicon of different conductivities forming connections to some plates of similarly doped polysilicon and blocking diode junctions with oppositely doped polysilicon. The blocking diodes may include a compensation implant to adjust reverse breakdown characteristics and provide transient and electrostatic discharge protection.

read more

Citations
More filters
Patent

Atomic layer deposition and conversion

TL;DR: A method for growing films for use in integrated circuits using atomic layer deposition and a subsequent converting step is described in this article, where a metal atomic layer is oxidized to form a metal oxide layer.
Patent

High density chip carrier with integrated passive devices

TL;DR: In this paper, a carrier for a semiconductor component is provided having passive components integrated in its substrate, such as capacitors and resistors, to provide a close electrical proximity to the supported components.
Patent

High Brightness optical device

TL;DR: In this paper, an optical device, comprising a display source, a light-diffuser, an imaging optical module, and an output aperture from the optical device characterized in that the light diffuser is an angular, non-uniform diffuser of light for increasing a portion of light emerging from the display source that passes through the output aperture.
Patent

Low-temperature grown high quality ultra-thin CoTiO3 gate dielectrics

TL;DR: In this paper, a gate oxide and a method of fabricating gate oxide that produces a more reliable and thinner equivalent oxide thickness than conventional SiO2 gate oxides are provided.
Patent

Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals

TL;DR: In this article, the authors describe a wafer-processing chamber that includes equipment for physical vapor deposition and equipment for chemical vapor deposition to facilitate formation of diffusion barriers and seed layers within one chamber, thereby promoting fabrication efficiency and reducing defects.
References
More filters
Patent

Capacitor structure for an integrated circuit

TL;DR: In this paper, the capacitance is defined by layers forming interconnect metallization and interlayer dielectrics, which are relatively thick and provide high breakdown voltages, and are used for high voltage (>100 V), low leakage and high frequency (MHz/GHz) applications.
Patent

A conductive amorphous-nitride barrier layer for high dielectric-constant material electrodes

TL;DR: In this paper, the authors proposed an exotic-nitride barrier layer, which substantially inhibits diffusion of oxygen to the oxidizable layer, thus minimizing deleterious oxidation of the oxide layer.
Patent

Tasin oxygen diffusion barrier in multilayer structures

TL;DR: A multilayer structure having an oxygen or dopant diffusion barrier fabricated of an electrically conductive, thermally stable material of refractory metal-silicon-nitrogen which is resistant to oxidation, prevents out-diffusion of dopants from silicon and has a wide process window wherein the refractive metal is selected from Ta, W, Nb, V, Ti, Zr, Hf, Cr and Mo as mentioned in this paper.
Patent

Method of making multilayer capacitor memory device

TL;DR: In this paper, a semiconductor device comprising a capacitor of a laminated structure and a method of manufacturing thereof is presented, in which first conductive layer and second conductive layers of different materials or different compositions are stacked alternately with dielectric films interposed therebetween and the firstconductive layers and the second conductives layers are interconnected respectively at a time by suitably combining a selective etching method and an anisotropic etch method.