scispace - formally typeset
Patent

N-Channel charge coupled device fabrication process

TLDR
In this article, the authors describe a process of construction of an Nchannel charge coupled device, which is a step-by-step series of operations which will produce on a P-type substrate of silicon a series of interposed spaced polysilicon gates and aluminum gates.
Abstract
This abstract describes a process of construction of an Nchannel charge coupled device. It provides a step-by-step series of operations which will produce on a P-type substrate of silicon a series of interposed spaced polysilicon gates and aluminum gates. The polysilicon gates are deposited on a thin silicon nitrade layer which is positioned on a thin silicon oxide layer, both of minimum thickness, so there is good capacitive coupling between the polysilicon and the silicon. A thick layer of silicon oxide is formed over the polysilicon gate, after which the nitride layer between the polysilicon gates is etched away. A silicon oxide layer is deposited in the space between the nitride areas and on top of that an aluminum gate is deposited. Conventional means are provided to attach conductor leads to the polysilicon gates. If desired Boron or other elements can be implanted in the silicon before the oxide and aluminum gates are deposited.

read more

Citations
More filters
Patent

Method of making an insulated-gate semiconductor device with improved shorting region

TL;DR: In this article, the authors describe a source-to-base electrical shorting in an IGFET or IGT, where parallel gate fingers of refractory material are insulatingly spaced above the wafer and elongated base portions are provided between, and preferably registered to, a respective pair of adjacent gate fingers.
Patent

Method of Manufacturing a Semiconductor Device

TL;DR: In this article, a semiconductor chip with a first main face and a second main face opposite the main face is presented, and the semiconductor chips are removed at the second main faces except for a pre-defined portion.
Patent

Method of fabrication of self-aligned metal-semiconductor field effect transistors

TL;DR: In this paper, a method for the production of metal-semiconductor field effect transistors (MESFETs) is described and practice of the method allows one to produce self-aligning MESFs with Si sources and drains in close proximity having metal gates therebetween.
Patent

High dielectric constant spacer for imagers

TL;DR: An imager having gates with spacers formed of a high dielectric material has been shown to provide larger fringing fields for charge transfer and improve image lag and charge transfer efficiency as discussed by the authors.
PatentDOI

Method for producing a bipolar transistor utilizing an oxidized semiconductor masking layer in conjunction with an anti-oxidation mask

TL;DR: In this paper, a method for producing a bipolar transistor which has no emitter-base short and which attains a high density of integration is proposed, which comprises the steps of forming a polycrystalline silicon layer on an anti-oxidation masking layer formed on a base region, selectively etching the poly-crystallINE silicon layer to form an opening, introducing impurities into the base region to create an emitter region, converting the polycale silicon layer into an oxide layer whereby the size of the opening is reduced, and forming electrodes.
References
More filters
Patent

Charge-coupled radiation sensing circuit with charge skim-off and reset

TL;DR: In this paper, the radiation induced charge signals accumulated at the radiation sensors of a radiation sensing array are processed to improve the contrast of the sensed image, and the remainder of the charge signal is conducted to a current sink.
Patent

Semiconductor apparatus for image sensing and dynamic storage

TL;DR: In this article, a matrix of basic functional elements, each element including an MIS surface portion and an underlying PN junction, is used for image sensing and/or dynamic storage applications, where the voltage across an MIS portion is removed to release the stored minority carriers and reversebiasing the underlying junction to collect the released carriers.
Patent

Self-registered surface charge launch-receive device and method for making

TL;DR: In this article, a device for launching, receiving and amplifying surface charges from a conductor-insulator-semiconductor (CIS) structure and a method for making the device is disclosed.
Patent

Semiconductor shift register

TL;DR: In this paper, a bucket brigade shift register with a plurality of cells, each cell embodying a transistor and a large capacitance element coupled across the base and the collector contacts of the transistor, is described.