scispace - formally typeset
Patent

Phase locked loop

Reads0
Chats0
TLDR
In this article, a phase-locked loop consisting of a main charge pump driven by a phase error signal, and providing a first input to a loop filter, is described, which outputs a regulating voltage for regulating the oscillation frequency of a voltage controlled oscillator in the phase locked loop.
Abstract
A disclosed exemplary embodiment is a phase locked loop comprising a main charge pump driven by a phase error signal, and providing a first input to a loop filter An auxiliary charge pump driven by the phase error signal feeds a second input of the loop filter The loop filter can be an active loop filter comprising an operational amplifier and a feedback RC network The first input of the active loop filter can be an inverting input of the operational amplifier and the second input can be a non-inverting input of the operational amplifier An on-chip stabilizing capacitor fed by the auxiliary charge pump and coupled to the second input of the loop filter is significantly smaller than the conventional stabilizing capacitors The loop filter outputs a regulating voltage for regulating the oscillation frequency of a voltage controlled oscillator in the phase locked loop

read more

Citations
More filters
Patent

Clock synchronization circuit and operation method thereof

TL;DR: In this paper, a phase/frequency difference between a feedback clock signal and a reference clock signal is detected and an injection locking oscillation unit sets up a free running frequency in response to the oscillation control voltage signal and generates an internal clock signal which is synchronized with the reference clock signals.
Patent

Method and system for time to digital conversion with calibration and correction loops

TL;DR: In this paper, a TDC circuit is configured to provide a timing signal indicative of a timing difference between edges of a periodic reference clock signal and a variable feedback signal, which is also known as a delay signal.
Patent

Voltage regulator with charge pump

TL;DR: In this paper, a regulator circuit is presented, where a charge pump is coupled to an output of a variable frequency oscillator and is configured to charge one or more energy storage elements.
Patent

Phase-locked loop (PLL)

Fu Zhigang
TL;DR: In this article, a phase frequency detector (PFD), a charge pump, a low pass filter, a voltage-controlled oscillator, a frequency divider, and a switch capacitor cell were used to improve the stability of the PLL.
Patent

Driving circuit of display panel and driving module thereof, and display device and method for manufacturing the same

TL;DR: In this paper, a driving circuit for a display panel and the driving module thereof and a display device and the method for manufacturing the same is described. But the present method is limited to a single display panel.
References
More filters
Patent

Loop filter architecture

TL;DR: In this paper, a phase-lock loop (PLL) filter with a second change pump is described. But the PLL filter does not require the use of a large capacitor and can therefore be integrated.
Patent

Dual loop phase lock loops using dual voltage supply regulators

TL;DR: In this paper, a dual loop phase lock loop with high loop bandwidth and low power consumption is described, where each loop is provided with a voltage supply regulator circuit which regulates the voltage of a portion of each loop.
Patent

Semiconductor integrated circuit

TL;DR: In this paper, the logic states of the third control signals are converted to the selected power switches, which are then used to control the power switches to supply power or cut power supply.
Patent

Pwm controller with integrated pll

TL;DR: In this article, a PWM controller consisting of an input node operable to receive a reference signal and a phase-locked loop (PLL) is presented, which is used to supply power to electronic components using a phase lock loop.
Patent

Charge pump circuit for a high speed phase locked loop

TL;DR: In this paper, a charge sharing suppression circuit for a charge pump circuit in a phase locked loop is disclosed that is capable of suppressing charge sharing due to static phase error in the phase-locked loop.