scispace - formally typeset
Proceedings ArticleDOI

Power integrity simulation of power delivery network system

Richard Sjiariel
- pp 1-5
Reads0
Chats0
TLDR
This paper will discuss power integrity simulation using the 3D fullwave simulation tool CST STUDIO SUITE® to produce a clean signal for the high-speed driver by supplying a good source.
Abstract
As a result of the increasing operating frequency and the number of transistors of IC, not only the signal integrity (SI), but the power integrity (PI) has also grown from non-existent to an important system. The objective of power integrity is to produce a clean signal for the high-speed driver by supplying a good source. A good source needs to fulfill two criteria: 1) meet the DC power requirement and 2) reduce the power fluctuation caused by the AC current switch. This paper will discuss power integrity simulation using the 3D fullwave simulation tool CST STUDIO SUITE®. The accuracy of the simulation results are also compared with the measurement results.

read more

Citations
More filters
Proceedings ArticleDOI

Optimization of on-package decoupling capacitors considering system variables

TL;DR: How the package behavior can change depending on the interaction with PCB parameters is shown, and a methodology to optimize on-package decoupling taking into account the system variability is proposed.
Proceedings ArticleDOI

Distributed Port Assignment for Extraction of Power Delivery Networks

TL;DR: A Python tool is described here to enable a fast and configurable process for distributed port assignment during the PDN extraction process, and an enhanced automation flow, integrated with the Python tool, has also been developed to support early power network exploration.
Proceedings ArticleDOI

A New Method for Power-Aware Signal Integrity Analysis with Spice Model of Power Distribution Network

TL;DR: In this article , a novel SI-PI simulation analysis method using the spice model of power distribution network (PDN) is proposed, which can be applied to almost all Printed Circuit Board (PCB) simulation analysis with certain accuracy.
Journal ArticleDOI

Impact of Worst-Case Excitation for DDR interface Signal and Power Integrity Co-Simulation

TL;DR: The proposed worst-case excitation and test environment provide an improved SI/PI co-simulation scenario for the examination of the robustness of DDR system data transmission performance.

Board-Level Power Integrity Analysis for Complex High-Speed Printed Circuit Boards

TL;DR: In this article , post-layout power integrity analysis and optimization flow is presented for a complex high-speed FPGA based data processing board, where the analysis is performed in the frequency domain (FD) using the industry's proven electromagnetic (EM) solver tools, while FD data is imported back in the time domain (TD) to assess and improve the transient response of signal switching noise (SSN).
References
More filters
Journal ArticleDOI

Equivalent Circuit Models for Three-Dimensional Multiconductor Systems

TL;DR: In this paper, partial element equivalent circuits (PEECs) are derived from an integral equation to establish an electrical description of the physical geometry of the PEECs, which are general in that they include losses.
Related Papers (5)