Open AccessProceedings Article
UART Designing for Four Different Baud Rate for Cyclone III Family
Sunita Satyaram Yadav,Asha Durafe,Pratik Kanani +2 more
- Iss: 2, pp 30-33
Reads0
Chats0
TLDR
UART is presented which includes three modules which are the baud rate generator, receiver and transmitter, and hardware descriptive language UART simulation can be tested before it can be loaded on programmable device.Abstract:
UART (Universal Asynchronous Receiver Transmitter) is used for short-distance, low speed, low-cost data exchange between computer and peripheral. They provide a means to send data with a minimum of wires. The data is sent bit-serially, and no clock signal is sent along with it. The fact that a clock is not transmitted with the data complicates the design of a UART. The two systems (sender and receiver) have separate, unsynchronized, clock signals. The programmable logic devices can be used for such application by developing core for UART. By using hardware descriptive language UART simulation can be tested before it can be loaded on programmable device. In this project we present UART which includes three modules which are the baud rate generator, receiver and transmitter.read more
Citations
More filters
Journal ArticleDOI
Design and Synthesis of A FPGA Based Controller Dependent Analog Data Acquisition System
TL;DR: This paper presents design and implementation of Analog Data Acquisition System based on Field Programming Gate Array and 12 bit Analog Digital Conversion Chip ADC128S002 and presents soft core Universal Asynchronous Receiver Transmitter (UART) model and an additional soft core acquisition model to transmit acquired data at high data baud rate.
References
More filters
Proceedings ArticleDOI
Synthesis and Implementation of UART Using VHDL Codes
TL;DR: The hardware implementation of a high speed and efficient UART using FPGA, which consists of three main components namely transmitter, receiver and baud rate generator which is nothing but the frequency divider.
Proceedings ArticleDOI
Platform-Independent Customizable UART Soft-Core
TL;DR: A technique for software-implementation of an UART (Universal-Asynchronous-Receive-Transmit) with the goal of getting a customizable UART-core which can be used as a module in implementing a bigger system irrespective of ones choice of implementation platform is proposed.