scispace - formally typeset
Proceedings ArticleDOI

Design and Implementation of Uart Protocol for Avionics Applications

A. S. Keerthi Nayani, +2 more
- Vol. 2019, pp 1402-1407
TLDR
UART is a serial communication protocol used as a transmitter and receiver to transmit and receive data asynchronously via UART ports present in FPGA’s.
Abstract
Revolutionary strides that serial communication has made in the past four decades, importance of serial communication has been realized and in today’s world these serial communication ports are included in even high-end FPGA’s. UART is a serial communication protocol which is used as a transmitter and receiver to transmit and receive data asynchronously via UART ports present in FPGA’s. UART converts parallel data to serial for transmitting the data and serial data to parallel for receiving the data. For fast transmission of information UART uses Buffer and can also be up to 2 kilo bytes. It has extra registers to provide information about transmission states and flow of data from ports and to govern the plethora of data when accepting device is not prepared to accept the information. UART can glide the data when it has a huge buffer to hoard the data coming from the transmitter and receiver. The size of the buffer is contingent with the design of the UART. This Universal Asynchronous Receiver Transmitter protocols are implemented in Remote data acquisition units (RDAU) present in missiles as a part of telemetry which is an avionics application. KEYWORDS: RDAU, Transmitter, Receiver, Verilog HDL, Vivado 2018.3, FPGA

read more

Citations
More filters
Journal ArticleDOI

Design of Monitoring and Controlling System for Smart Home

TL;DR: The smart home monitoring and controlling system with the Arduino as the main controller is designed in this paper, combined with sensors, Wi-Fi, and cloud technologies.
Proceedings ArticleDOI

Analysis of UART Communication Protocol

TL;DR: In this paper , the proposed framework integrates with clock signal to generate frequency values with the concerned system statement, which eliminates the functional element that pretends selecting the baud rate value and defined structural elements.
References
More filters
Journal ArticleDOI

Error detecting and error correcting codes

TL;DR: The author was led to the study given in this paper from a consideration of large scale computing machines in which a large number of operations must be performed without a single error in the end result.
Proceedings ArticleDOI

The design of high speed UART

TL;DR: The simulated waveforms in this paper have proven the reliability of the VHDL implementation to describe the characteristics and the architecture of the design UART with baud rate generator.
Proceedings ArticleDOI

The design of high speed UART

TL;DR: The design and reliability of the Verilog HDL implementation of UART is verified by simulated waveforms, and Baud rate of 20Mbps using clock of 20MHz is used.
Proceedings ArticleDOI

Time-triggered communication with UARTs

TL;DR: An enhanced UART architecture is developed that behaves better for time-triggered systems than standard UARTs and together with proper protocol synchronization support this approach allows the integration of nodes with imprecise clocks in time- Triggered real-time systems.
Proceedings ArticleDOI

VHDL Implementation of UART with Status Register

TL;DR: The paper presents the architecture of UART which indicates, during reception of data, parity error, framing error, overrun error and break error using status register, and the whole design is functionally verified using Xilinx ISE Simulator.