scispace - formally typeset
D

Daniel K. Sparacin

Researcher at Massachusetts Institute of Technology

Publications -  39
Citations -  1667

Daniel K. Sparacin is an academic researcher from Massachusetts Institute of Technology. The author has contributed to research in topics: Silicon photonics & Photonics. The author has an hindex of 14, co-authored 39 publications receiving 1605 citations. Previous affiliations of Daniel K. Sparacin include Juniper Networks.

Papers
More filters
Journal ArticleDOI

Strain-dependent electrical resistance of tin-doped indium oxide on polymer substrates

TL;DR: In this paper, the authors proposed a simple model that describes the finite but increasing resistance in the cracked ITO layer in terms of a small volume of conducting material within each crack.
Journal ArticleDOI

Silicon waveguide sidewall smoothing by wet chemical oxidation

TL;DR: In this paper, a new and more efficient Si waveguide sidewall smoothing process using wet chemical oxidation is reported, which reduces waveguide transmission loss without sacrificing dimensional integrity or thermal budget.
Journal ArticleDOI

Surface-energy-driven dewetting theory of silicon-on-insulator agglomeration

TL;DR: In this paper, a surface energy-driven dewetting mechanism was proposed to explain the thermal agglomeration of ultrathin single crystal silicon-on-insulator (SOI) films.
Proceedings ArticleDOI

Electronic-photonic integrated circuits on the CMOS platform

TL;DR: The AS-EPIC project as mentioned in this paper is a high payoff research and development program for the Microsystems Technology Office (MTO) of DARPA, and the goal of the program is the development of technologies and design tools necessary to fabricate an application-specific, electronic-photonic integrated circuit.
Journal ArticleDOI

Demonstration of a Fourth-Order Pole-Zero Optical Filter Integrated Using CMOS Processes

TL;DR: In this article, the authors demonstrate a fully tunable narrowband fourth-order pole-zero optical filter that is fabricated in a silicon complementary-metal-oxide-semiconductor foundry.